ASoC: wm8960: Fix PLL register writes
authorMike Dyer <mike.dyer@md-soft.co.uk>
Fri, 16 Aug 2013 17:36:28 +0000 (18:36 +0100)
committerBen Hutchings <ben@decadent.org.uk>
Sat, 26 Oct 2013 20:05:59 +0000 (21:05 +0100)
commit5c22eba5c7a15d915352743238facb571375107d
tree8f33f570e2f1f9e09f35c07b2b7a0572aeb7caa2
parent44527b813312ca17cc98623b2cbc9ce1f473038a
ASoC: wm8960: Fix PLL register writes

commit 85fa532b6ef920b32598df86b194571a7059a77c upstream.

Bit 9 of PLL2,3 and 4 is reserved as '0'. The 24bit fractional part
should be split across each register in 8bit chunks.

Signed-off-by: Mike Dyer <mike.dyer@md-soft.co.uk>
Signed-off-by: Mark Brown <broonie@linaro.org>
Signed-off-by: Ben Hutchings <ben@decadent.org.uk>
sound/soc/codecs/wm8960.c