drivers/gpu/drm/i915/intel_display.c

   1 /*
   2  * Copyright © 2006-2007 Intel Corporation
   3  *
   4  * Permission is hereby granted, free of charge, to any person obtaining a
   5  * copy of this software and associated documentation files (the "Software"),
   6  * to deal in the Software without restriction, including without limitation
   7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
   8  * and/or sell copies of the Software, and to permit persons to whom the
   9  * Software is furnished to do so, subject to the following conditions:
  10  *
  11  * The above copyright notice and this permission notice (including the next
  12  * paragraph) shall be included in all copies or substantial portions of the
  13  * Software.
  14  *
  15  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
  18  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
  20  * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  21  * DEALINGS IN THE SOFTWARE.
  22  *
  23  * Authors:
  24  *      Eric Anholt <eric@anholt.net>
  25  */
  26
  27 #include <linux/cpufreq.h>
  28 #include <linux/module.h>
  29 #include <linux/input.h>
  30 #include <linux/i2c.h>
  31 #include <linux/kernel.h>
  32 #include <linux/slab.h>
  33 #include <linux/vgaarb.h>
  34 #include <drm/drm_edid.h>
  35 #include "drmP.h"
  36 #include "intel_drv.h"
  37 #include "i915_drm.h"
  38 #include "i915_drv.h"
  39 #include "i915_trace.h"
  40 #include "drm_dp_helper.h"
  41 #include "drm_crtc_helper.h"
  42 #include <linux/dma_remapping.h>
  43
  44 #define HAS_eDP (intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))
  45
  46 bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
  47 static void intel_update_watermarks(struct drm_device *dev);
  48 static void intel_increase_pllclock(struct drm_crtc *crtc);
  49 static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
  50
  51 typedef struct {
  52         /* given values */
  53         int n;
  54         int m1, m2;
  55         int p1, p2;
  56         /* derived values */
  57         int     dot;
  58         int     vco;
  59         int     m;
  60         int     p;
  61 } intel_clock_t;
  62
  63 typedef struct {
  64         int     min, max;
  65 } intel_range_t;
  66
  67 typedef struct {
  68         int     dot_limit;
  69         int     p2_slow, p2_fast;
  70 } intel_p2_t;
  71
  72 #define INTEL_P2_NUM                  2
  73 typedef struct intel_limit intel_limit_t;
  74 struct intel_limit {
  75         intel_range_t   dot, vco, n, m, m1, m2, p, p1;
  76         intel_p2_t          p2;
  77         bool (* find_pll)(const intel_limit_t *, struct drm_crtc *,
  78                         int, int, intel_clock_t *);
  79 };
  80
  81 /* FDI */
  82 #define IRONLAKE_FDI_FREQ               2700000 /* in kHz for mode->clock */
  83
  84 static bool
  85 intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
  86                     int target, int refclk, intel_clock_t *best_clock);
  87 static bool
  88 intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
  89                         int target, int refclk, intel_clock_t *best_clock);
  90
  91 static bool
  92 intel_find_pll_g4x_dp(const intel_limit_t *, struct drm_crtc *crtc,
  93                       int target, int refclk, intel_clock_t *best_clock);
  94 static bool
  95 intel_find_pll_ironlake_dp(const intel_limit_t *, struct drm_crtc *crtc,
  96                            int target, int refclk, intel_clock_t *best_clock);
  97
  98 static inline u32 /* units of 100MHz */
  99 intel_fdi_link_freq(struct drm_device *dev)
 100 {
 101         if (IS_GEN5(dev)) {
 102                 struct drm_i915_private *dev_priv = dev->dev_private;
 103                 return (I915_READ(FDI_PLL_BIOS_0) & FDI_PLL_FB_CLOCK_MASK) + 2;
 104         } else
 105                 return 27;
 106 }
 107
 108 static const intel_limit_t intel_limits_i8xx_dvo = {
 109         .dot = { .min = 25000, .max = 350000 },
 110         .vco = { .min = 930000, .max = 1400000 },
 111         .n = { .min = 3, .max = 16 },
 112         .m = { .min = 96, .max = 140 },
 113         .m1 = { .min = 18, .max = 26 },
 114         .m2 = { .min = 6, .max = 16 },
 115         .p = { .min = 4, .max = 128 },
 116         .p1 = { .min = 2, .max = 33 },
 117         .p2 = { .dot_limit = 165000,
 118                 .p2_slow = 4, .p2_fast = 2 },
 119         .find_pll = intel_find_best_PLL,
 120 };
 121
 122 static const intel_limit_t intel_limits_i8xx_lvds = {
 123         .dot = { .min = 25000, .max = 350000 },
 124         .vco = { .min = 930000, .max = 1400000 },
 125         .n = { .min = 3, .max = 16 },
 126         .m = { .min = 96, .max = 140 },
 127         .m1 = { .min = 18, .max = 26 },
 128         .m2 = { .min = 6, .max = 16 },
 129         .p = { .min = 4, .max = 128 },
 130         .p1 = { .min = 1, .max = 6 },
 131         .p2 = { .dot_limit = 165000,
 132                 .p2_slow = 14, .p2_fast = 7 },
 133         .find_pll = intel_find_best_PLL,
 134 };
 135
 136 static const intel_limit_t intel_limits_i9xx_sdvo = {
 137         .dot = { .min = 20000, .max = 400000 },
 138         .vco = { .min = 1400000, .max = 2800000 },
 139         .n = { .min = 1, .max = 6 },
 140         .m = { .min = 70, .max = 120 },
 141         .m1 = { .min = 10, .max = 22 },
 142         .m2 = { .min = 5, .max = 9 },
 143         .p = { .min = 5, .max = 80 },
 144         .p1 = { .min = 1, .max = 8 },
 145         .p2 = { .dot_limit = 200000,
 146                 .p2_slow = 10, .p2_fast = 5 },
 147         .find_pll = intel_find_best_PLL,
 148 };
 149
 150 static const intel_limit_t intel_limits_i9xx_lvds = {
 151         .dot = { .min = 20000, .max = 400000 },
 152         .vco = { .min = 1400000, .max = 2800000 },
 153         .n = { .min = 1, .max = 6 },
 154         .m = { .min = 70, .max = 120 },
 155         .m1 = { .min = 10, .max = 22 },
 156         .m2 = { .min = 5, .max = 9 },
 157         .p = { .min = 7, .max = 98 },
 158         .p1 = { .min = 1, .max = 8 },
 159         .p2 = { .dot_limit = 112000,
 160                 .p2_slow = 14, .p2_fast = 7 },
 161         .find_pll = intel_find_best_PLL,
 162 };
 163
 164
 165 static const intel_limit_t intel_limits_g4x_sdvo = {
 166         .dot = { .min = 25000, .max = 270000 },
 167         .vco = { .min = 1750000, .max = 3500000},
 168         .n = { .min = 1, .max = 4 },
 169         .m = { .min = 104, .max = 138 },
 170         .m1 = { .min = 17, .max = 23 },
 171         .m2 = { .min = 5, .max = 11 },
 172         .p = { .min = 10, .max = 30 },
 173         .p1 = { .min = 1, .max = 3},
 174         .p2 = { .dot_limit = 270000,
 175                 .p2_slow = 10,
 176                 .p2_fast = 10
 177         },
 178         .find_pll = intel_g4x_find_best_PLL,
 179 };
 180
 181 static const intel_limit_t intel_limits_g4x_hdmi = {
 182         .dot = { .min = 22000, .max = 400000 },
 183         .vco = { .min = 1750000, .max = 3500000},
 184         .n = { .min = 1, .max = 4 },
 185         .m = { .min = 104, .max = 138 },
 186         .m1 = { .min = 16, .max = 23 },
 187         .m2 = { .min = 5, .max = 11 },
 188         .p = { .min = 5, .max = 80 },
 189         .p1 = { .min = 1, .max = 8},
 190         .p2 = { .dot_limit = 165000,
 191                 .p2_slow = 10, .p2_fast = 5 },
 192         .find_pll = intel_g4x_find_best_PLL,
 193 };
 194
 195 static const intel_limit_t intel_limits_g4x_single_channel_lvds = {
 196         .dot = { .min = 20000, .max = 115000 },
 197         .vco = { .min = 1750000, .max = 3500000 },
 198         .n = { .min = 1, .max = 3 },
 199         .m = { .min = 104, .max = 138 },
 200         .m1 = { .min = 17, .max = 23 },
 201         .m2 = { .min = 5, .max = 11 },
 202         .p = { .min = 28, .max = 112 },
 203         .p1 = { .min = 2, .max = 8 },
 204         .p2 = { .dot_limit = 0,
 205                 .p2_slow = 14, .p2_fast = 14
 206         },
 207         .find_pll = intel_g4x_find_best_PLL,
 208 };
 209
 210 static const intel_limit_t intel_limits_g4x_dual_channel_lvds = {
 211         .dot = { .min = 80000, .max = 224000 },
 212         .vco = { .min = 1750000, .max = 3500000 },
 213         .n = { .min = 1, .max = 3 },
 214         .m = { .min = 104, .max = 138 },
 215         .m1 = { .min = 17, .max = 23 },
 216         .m2 = { .min = 5, .max = 11 },
 217         .p = { .min = 14, .max = 42 },
 218         .p1 = { .min = 2, .max = 6 },
 219         .p2 = { .dot_limit = 0,
 220                 .p2_slow = 7, .p2_fast = 7
 221         },
 222         .find_pll = intel_g4x_find_best_PLL,
 223 };
 224
 225 static const intel_limit_t intel_limits_g4x_display_port = {
 226         .dot = { .min = 161670, .max = 227000 },
 227         .vco = { .min = 1750000, .max = 3500000},
 228         .n = { .min = 1, .max = 2 },
 229         .m = { .min = 97, .max = 108 },
 230         .m1 = { .min = 0x10, .max = 0x12 },
 231         .m2 = { .min = 0x05, .max = 0x06 },
 232         .p = { .min = 10, .max = 20 },
 233         .p1 = { .min = 1, .max = 2},
 234         .p2 = { .dot_limit = 0,
 235                 .p2_slow = 10, .p2_fast = 10 },
 236         .find_pll = intel_find_pll_g4x_dp,
 237 };
 238
 239 static const intel_limit_t intel_limits_pineview_sdvo = {
 240         .dot = { .min = 20000, .max = 400000},
 241         .vco = { .min = 1700000, .max = 3500000 },
 242         /* Pineview's Ncounter is a ring counter */
 243         .n = { .min = 3, .max = 6 },
 244         .m = { .min = 2, .max = 256 },
 245         /* Pineview only has one combined m divider, which we treat as m2. */
 246         .m1 = { .min = 0, .max = 0 },
 247         .m2 = { .min = 0, .max = 254 },
 248         .p = { .min = 5, .max = 80 },
 249         .p1 = { .min = 1, .max = 8 },
 250         .p2 = { .dot_limit = 200000,
 251                 .p2_slow = 10, .p2_fast = 5 },
 252         .find_pll = intel_find_best_PLL,
 253 };
 254
 255 static const intel_limit_t intel_limits_pineview_lvds = {
 256         .dot = { .min = 20000, .max = 400000 },
 257         .vco = { .min = 1700000, .max = 3500000 },
 258         .n = { .min = 3, .max = 6 },
 259         .m = { .min = 2, .max = 256 },
 260         .m1 = { .min = 0, .max = 0 },
 261         .m2 = { .min = 0, .max = 254 },
 262         .p = { .min = 7, .max = 112 },
 263         .p1 = { .min = 1, .max = 8 },
 264         .p2 = { .dot_limit = 112000,
 265                 .p2_slow = 14, .p2_fast = 14 },
 266         .find_pll = intel_find_best_PLL,
 267 };
 268
 269 /* Ironlake / Sandybridge
 270  *
 271  * We calculate clock using (register_value + 2) for N/M1/M2, so here
 272  * the range value for them is (actual_value - 2).
 273  */
 274 static const intel_limit_t intel_limits_ironlake_dac = {
 275         .dot = { .min = 25000, .max = 350000 },
 276         .vco = { .min = 1760000, .max = 3510000 },
 277         .n = { .min = 1, .max = 5 },
 278         .m = { .min = 79, .max = 127 },
 279         .m1 = { .min = 12, .max = 22 },
 280         .m2 = { .min = 5, .max = 9 },
 281         .p = { .min = 5, .max = 80 },
 282         .p1 = { .min = 1, .max = 8 },
 283         .p2 = { .dot_limit = 225000,
 284                 .p2_slow = 10, .p2_fast = 5 },
 285         .find_pll = intel_g4x_find_best_PLL,
 286 };
 287
 288 static const intel_limit_t intel_limits_ironlake_single_lvds = {
 289         .dot = { .min = 25000, .max = 350000 },
 290         .vco = { .min = 1760000, .max = 3510000 },
 291         .n = { .min = 1, .max = 3 },
 292         .m = { .min = 79, .max = 118 },
 293         .m1 = { .min = 12, .max = 22 },
 294         .m2 = { .min = 5, .max = 9 },
 295         .p = { .min = 28, .max = 112 },
 296         .p1 = { .min = 2, .max = 8 },
 297         .p2 = { .dot_limit = 225000,
 298                 .p2_slow = 14, .p2_fast = 14 },
 299         .find_pll = intel_g4x_find_best_PLL,
 300 };
 301
 302 static const intel_limit_t intel_limits_ironlake_dual_lvds = {
 303         .dot = { .min = 25000, .max = 350000 },
 304         .vco = { .min = 1760000, .max = 3510000 },
 305         .n = { .min = 1, .max = 3 },
 306         .m = { .min = 79, .max = 127 },
 307         .m1 = { .min = 12, .max = 22 },
 308         .m2 = { .min = 5, .max = 9 },
 309         .p = { .min = 14, .max = 56 },
 310         .p1 = { .min = 2, .max = 8 },
 311         .p2 = { .dot_limit = 225000,
 312                 .p2_slow = 7, .p2_fast = 7 },
 313         .find_pll = intel_g4x_find_best_PLL,
 314 };
 315
 316 /* LVDS 100mhz refclk limits. */
 317 static const intel_limit_t intel_limits_ironlake_single_lvds_100m = {
 318         .dot = { .min = 25000, .max = 350000 },
 319         .vco = { .min = 1760000, .max = 3510000 },
 320         .n = { .min = 1, .max = 2 },
 321         .m = { .min = 79, .max = 126 },
 322         .m1 = { .min = 12, .max = 22 },
 323         .m2 = { .min = 5, .max = 9 },
 324         .p = { .min = 28, .max = 112 },
 325         .p1 = { .min = 2, .max = 8 },
 326         .p2 = { .dot_limit = 225000,
 327                 .p2_slow = 14, .p2_fast = 14 },
 328         .find_pll = intel_g4x_find_best_PLL,
 329 };
 330
 331 static const intel_limit_t intel_limits_ironlake_dual_lvds_100m = {
 332         .dot = { .min = 25000, .max = 350000 },
 333         .vco = { .min = 1760000, .max = 3510000 },
 334         .n = { .min = 1, .max = 3 },
 335         .m = { .min = 79, .max = 126 },
 336         .m1 = { .min = 12, .max = 22 },
 337         .m2 = { .min = 5, .max = 9 },
 338         .p = { .min = 14, .max = 42 },
 339         .p1 = { .min = 2, .max = 6 },
 340         .p2 = { .dot_limit = 225000,
 341                 .p2_slow = 7, .p2_fast = 7 },
 342         .find_pll = intel_g4x_find_best_PLL,
 343 };
 344
 345 static const intel_limit_t intel_limits_ironlake_display_port = {
 346         .dot = { .min = 25000, .max = 350000 },
 347         .vco = { .min = 1760000, .max = 3510000},
 348         .n = { .min = 1, .max = 2 },
 349         .m = { .min = 81, .max = 90 },
 350         .m1 = { .min = 12, .max = 22 },
 351         .m2 = { .min = 5, .max = 9 },
 352         .p = { .min = 10, .max = 20 },
 353         .p1 = { .min = 1, .max = 2},
 354         .p2 = { .dot_limit = 0,
 355                 .p2_slow = 10, .p2_fast = 10 },
 356         .find_pll = intel_find_pll_ironlake_dp,
 357 };
 358
 359 static const intel_limit_t *intel_ironlake_limit(struct drm_crtc *crtc,
 360                                                 int refclk)
 361 {
 362         struct drm_device *dev = crtc->dev;
 363         struct drm_i915_private *dev_priv = dev->dev_private;
 364         const intel_limit_t *limit;
 365
 366         if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
 367                 if ((I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) ==
 368                     LVDS_CLKB_POWER_UP) {
 369                         /* LVDS dual channel */
 370                         if (refclk == 100000)
 371                                 limit = &intel_limits_ironlake_dual_lvds_100m;
 372                         else
 373                                 limit = &intel_limits_ironlake_dual_lvds;
 374                 } else {
 375                         if (refclk == 100000)
 376                                 limit = &intel_limits_ironlake_single_lvds_100m;
 377                         else
 378                                 limit = &intel_limits_ironlake_single_lvds;
 379                 }
 380         } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
 381                         HAS_eDP)
 382                 limit = &intel_limits_ironlake_display_port;
 383         else
 384                 limit = &intel_limits_ironlake_dac;
 385
 386         return limit;
 387 }
 388
 389 static const intel_limit_t *intel_g4x_limit(struct drm_crtc *crtc)
 390 {
 391         struct drm_device *dev = crtc->dev;
 392         struct drm_i915_private *dev_priv = dev->dev_private;
 393         const intel_limit_t *limit;
 394
 395         if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
 396                 if ((I915_READ(LVDS) & LVDS_CLKB_POWER_MASK) ==
 397                     LVDS_CLKB_POWER_UP)
 398                         /* LVDS with dual channel */
 399                         limit = &intel_limits_g4x_dual_channel_lvds;
 400                 else
 401                         /* LVDS with dual channel */
 402                         limit = &intel_limits_g4x_single_channel_lvds;
 403         } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_HDMI) ||
 404                    intel_pipe_has_type(crtc, INTEL_OUTPUT_ANALOG)) {
 405                 limit = &intel_limits_g4x_hdmi;
 406         } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_SDVO)) {
 407                 limit = &intel_limits_g4x_sdvo;
 408         } else if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
 409                 limit = &intel_limits_g4x_display_port;
 410         } else /* The option is for other outputs */
 411                 limit = &intel_limits_i9xx_sdvo;
 412
 413         return limit;
 414 }
 415
 416 static const intel_limit_t *intel_limit(struct drm_crtc *crtc, int refclk)
 417 {
 418         struct drm_device *dev = crtc->dev;
 419         const intel_limit_t *limit;
 420
 421         if (HAS_PCH_SPLIT(dev))
 422                 limit = intel_ironlake_limit(crtc, refclk);
 423         else if (IS_G4X(dev)) {
 424                 limit = intel_g4x_limit(crtc);
 425         } else if (IS_PINEVIEW(dev)) {
 426                 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
 427                         limit = &intel_limits_pineview_lvds;
 428                 else
 429                         limit = &intel_limits_pineview_sdvo;
 430         } else if (!IS_GEN2(dev)) {
 431                 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
 432                         limit = &intel_limits_i9xx_lvds;
 433                 else
 434                         limit = &intel_limits_i9xx_sdvo;
 435         } else {
 436                 if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS))
 437                         limit = &intel_limits_i8xx_lvds;
 438                 else
 439                         limit = &intel_limits_i8xx_dvo;
 440         }
 441         return limit;
 442 }
 443
 444 /* m1 is reserved as 0 in Pineview, n is a ring counter */
 445 static void pineview_clock(int refclk, intel_clock_t *clock)
 446 {
 447         clock->m = clock->m2 + 2;
 448         clock->p = clock->p1 * clock->p2;
 449         clock->vco = refclk * clock->m / clock->n;
 450         clock->dot = clock->vco / clock->p;
 451 }
 452
 453 static void intel_clock(struct drm_device *dev, int refclk, intel_clock_t *clock)
 454 {
 455         if (IS_PINEVIEW(dev)) {
 456                 pineview_clock(refclk, clock);
 457                 return;
 458         }
 459         clock->m = 5 * (clock->m1 + 2) + (clock->m2 + 2);
 460         clock->p = clock->p1 * clock->p2;
 461         clock->vco = refclk * clock->m / (clock->n + 2);
 462         clock->dot = clock->vco / clock->p;
 463 }
 464
 465 /**
 466  * Returns whether any output on the specified pipe is of the specified type
 467  */
 468 bool intel_pipe_has_type(struct drm_crtc *crtc, int type)
 469 {
 470         struct drm_device *dev = crtc->dev;
 471         struct drm_mode_config *mode_config = &dev->mode_config;
 472         struct intel_encoder *encoder;
 473
 474         list_for_each_entry(encoder, &mode_config->encoder_list, base.head)
 475                 if (encoder->base.crtc == crtc && encoder->type == type)
 476                         return true;
 477
 478         return false;
 479 }
 480
 481 #define INTELPllInvalid(s)   do { /* DRM_DEBUG(s); */ return false; } while (0)
 482 /**
 483  * Returns whether the given set of divisors are valid for a given refclk with
 484  * the given connectors.
 485  */
 486
 487 static bool intel_PLL_is_valid(struct drm_device *dev,
 488                                const intel_limit_t *limit,
 489                                const intel_clock_t *clock)
 490 {
 491         if (clock->p1  < limit->p1.min  || limit->p1.max  < clock->p1)
 492                 INTELPllInvalid("p1 out of range\n");
 493         if (clock->p   < limit->p.min   || limit->p.max   < clock->p)
 494                 INTELPllInvalid("p out of range\n");
 495         if (clock->m2  < limit->m2.min  || limit->m2.max  < clock->m2)
 496                 INTELPllInvalid("m2 out of range\n");
 497         if (clock->m1  < limit->m1.min  || limit->m1.max  < clock->m1)
 498                 INTELPllInvalid("m1 out of range\n");
 499         if (clock->m1 <= clock->m2 && !IS_PINEVIEW(dev))
 500                 INTELPllInvalid("m1 <= m2\n");
 501         if (clock->m   < limit->m.min   || limit->m.max   < clock->m)
 502                 INTELPllInvalid("m out of range\n");
 503         if (clock->n   < limit->n.min   || limit->n.max   < clock->n)
 504                 INTELPllInvalid("n out of range\n");
 505         if (clock->vco < limit->vco.min || limit->vco.max < clock->vco)
 506                 INTELPllInvalid("vco out of range\n");
 507         /* XXX: We may need to be checking "Dot clock" depending on the multiplier,
 508          * connector, etc., rather than just a single range.
 509          */
 510         if (clock->dot < limit->dot.min || limit->dot.max < clock->dot)
 511                 INTELPllInvalid("dot out of range\n");
 512
 513         return true;
 514 }
 515
 516 static bool
 517 intel_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
 518                     int target, int refclk, intel_clock_t *best_clock)
 519
 520 {
 521         struct drm_device *dev = crtc->dev;
 522         struct drm_i915_private *dev_priv = dev->dev_private;
 523         intel_clock_t clock;
 524         int err = target;
 525
 526         if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) &&
 527             (I915_READ(LVDS)) != 0) {
 528                 /*
 529                  * For LVDS, if the panel is on, just rely on its current
 530                  * settings for dual-channel.  We haven't figured out how to
 531                  * reliably set up different single/dual channel state, if we
 532                  * even can.
 533                  */
 534                 if ((I915_READ(LVDS) & LVDS_CLKB_POWER_MASK) ==
 535                     LVDS_CLKB_POWER_UP)
 536                         clock.p2 = limit->p2.p2_fast;
 537                 else
 538                         clock.p2 = limit->p2.p2_slow;
 539         } else {
 540                 if (target < limit->p2.dot_limit)
 541                         clock.p2 = limit->p2.p2_slow;
 542                 else
 543                         clock.p2 = limit->p2.p2_fast;
 544         }
 545
 546         memset(best_clock, 0, sizeof(*best_clock));
 547
 548         for (clock.m1 = limit->m1.min; clock.m1 <= limit->m1.max;
 549              clock.m1++) {
 550                 for (clock.m2 = limit->m2.min;
 551                      clock.m2 <= limit->m2.max; clock.m2++) {
 552                         /* m1 is always 0 in Pineview */
 553                         if (clock.m2 >= clock.m1 && !IS_PINEVIEW(dev))
 554                                 break;
 555                         for (clock.n = limit->n.min;
 556                              clock.n <= limit->n.max; clock.n++) {
 557                                 for (clock.p1 = limit->p1.min;
 558                                         clock.p1 <= limit->p1.max; clock.p1++) {
 559                                         int this_err;
 560
 561                                         intel_clock(dev, refclk, &clock);
 562                                         if (!intel_PLL_is_valid(dev, limit,
 563                                                                 &clock))
 564                                                 continue;
 565
 566                                         this_err = abs(clock.dot - target);
 567                                         if (this_err < err) {
 568                                                 *best_clock = clock;
 569                                                 err = this_err;
 570                                         }
 571                                 }
 572                         }
 573                 }
 574         }
 575
 576         return (err != target);
 577 }
 578
 579 static bool
 580 intel_g4x_find_best_PLL(const intel_limit_t *limit, struct drm_crtc *crtc,
 581                         int target, int refclk, intel_clock_t *best_clock)
 582 {
 583         struct drm_device *dev = crtc->dev;
 584         struct drm_i915_private *dev_priv = dev->dev_private;
 585         intel_clock_t clock;
 586         int max_n;
 587         bool found;
 588         /* approximately equals target * 0.00585 */
 589         int err_most = (target >> 8) + (target >> 9);
 590         found = false;
 591
 592         if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
 593                 int lvds_reg;
 594
 595                 if (HAS_PCH_SPLIT(dev))
 596                         lvds_reg = PCH_LVDS;
 597                 else
 598                         lvds_reg = LVDS;
 599                 if ((I915_READ(lvds_reg) & LVDS_CLKB_POWER_MASK) ==
 600                     LVDS_CLKB_POWER_UP)
 601                         clock.p2 = limit->p2.p2_fast;
 602                 else
 603                         clock.p2 = limit->p2.p2_slow;
 604         } else {
 605                 if (target < limit->p2.dot_limit)
 606                         clock.p2 = limit->p2.p2_slow;
 607                 else
 608                         clock.p2 = limit->p2.p2_fast;
 609         }
 610
 611         memset(best_clock, 0, sizeof(*best_clock));
 612         max_n = limit->n.max;
 613         /* based on hardware requirement, prefer smaller n to precision */
 614         for (clock.n = limit->n.min; clock.n <= max_n; clock.n++) {
 615                 /* based on hardware requirement, prefere larger m1,m2 */
 616                 for (clock.m1 = limit->m1.max;
 617                      clock.m1 >= limit->m1.min; clock.m1--) {
 618                         for (clock.m2 = limit->m2.max;
 619                              clock.m2 >= limit->m2.min; clock.m2--) {
 620                                 for (clock.p1 = limit->p1.max;
 621                                      clock.p1 >= limit->p1.min; clock.p1--) {
 622                                         int this_err;
 623
 624                                         intel_clock(dev, refclk, &clock);
 625                                         if (!intel_PLL_is_valid(dev, limit,
 626                                                                 &clock))
 627                                                 continue;
 628
 629                                         this_err = abs(clock.dot - target);
 630                                         if (this_err < err_most) {
 631                                                 *best_clock = clock;
 632                                                 err_most = this_err;
 633                                                 max_n = clock.n;
 634                                                 found = true;
 635                                         }
 636                                 }
 637                         }
 638                 }
 639         }
 640         return found;
 641 }
 642
 643 static bool
 644 intel_find_pll_ironlake_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
 645                            int target, int refclk, intel_clock_t *best_clock)
 646 {
 647         struct drm_device *dev = crtc->dev;
 648         intel_clock_t clock;
 649
 650         if (target < 200000) {
 651                 clock.n = 1;
 652                 clock.p1 = 2;
 653                 clock.p2 = 10;
 654                 clock.m1 = 12;
 655                 clock.m2 = 9;
 656         } else {
 657                 clock.n = 2;
 658                 clock.p1 = 1;
 659                 clock.p2 = 10;
 660                 clock.m1 = 14;
 661                 clock.m2 = 8;
 662         }
 663         intel_clock(dev, refclk, &clock);
 664         memcpy(best_clock, &clock, sizeof(intel_clock_t));
 665         return true;
 666 }
 667
 668 /* DisplayPort has only two frequencies, 162MHz and 270MHz */
 669 static bool
 670 intel_find_pll_g4x_dp(const intel_limit_t *limit, struct drm_crtc *crtc,
 671                       int target, int refclk, intel_clock_t *best_clock)
 672 {
 673         intel_clock_t clock;
 674         if (target < 200000) {
 675                 clock.p1 = 2;
 676                 clock.p2 = 10;
 677                 clock.n = 2;
 678                 clock.m1 = 23;
 679                 clock.m2 = 8;
 680         } else {
 681                 clock.p1 = 1;
 682                 clock.p2 = 10;
 683                 clock.n = 1;
 684                 clock.m1 = 14;
 685                 clock.m2 = 2;
 686         }
 687         clock.m = 5 * (clock.m1 + 2) + (clock.m2 + 2);
 688         clock.p = (clock.p1 * clock.p2);
 689         clock.dot = 96000 * clock.m / (clock.n + 2) / clock.p;
 690         clock.vco = 0;
 691         memcpy(best_clock, &clock, sizeof(intel_clock_t));
 692         return true;
 693 }
 694
 695 /**
 696  * intel_wait_for_vblank - wait for vblank on a given pipe
 697  * @dev: drm device
 698  * @pipe: pipe to wait for
 699  *
 700  * Wait for vblank to occur on a given pipe.  Needed for various bits of
 701  * mode setting code.
 702  */
 703 void intel_wait_for_vblank(struct drm_device *dev, int pipe)
 704 {
 705         struct drm_i915_private *dev_priv = dev->dev_private;
 706         int pipestat_reg = PIPESTAT(pipe);
 707
 708         /* Clear existing vblank status. Note this will clear any other
 709          * sticky status fields as well.
 710          *
 711          * This races with i915_driver_irq_handler() with the result
 712          * that either function could miss a vblank event.  Here it is not
 713          * fatal, as we will either wait upon the next vblank interrupt or
 714          * timeout.  Generally speaking intel_wait_for_vblank() is only
 715          * called during modeset at which time the GPU should be idle and
 716          * should *not* be performing page flips and thus not waiting on
 717          * vblanks...
 718          * Currently, the result of us stealing a vblank from the irq
 719          * handler is that a single frame will be skipped during swapbuffers.
 720          */
 721         I915_WRITE(pipestat_reg,
 722                    I915_READ(pipestat_reg) | PIPE_VBLANK_INTERRUPT_STATUS);
 723
 724         /* Wait for vblank interrupt bit to set */
 725         if (wait_for(I915_READ(pipestat_reg) &
 726                      PIPE_VBLANK_INTERRUPT_STATUS,
 727                      50))
 728                 DRM_DEBUG_KMS("vblank wait timed out\n");
 729 }
 730
 731 /*
 732  * intel_wait_for_pipe_off - wait for pipe to turn off
 733  * @dev: drm device
 734  * @pipe: pipe to wait for
 735  *
 736  * After disabling a pipe, we can't wait for vblank in the usual way,
 737  * spinning on the vblank interrupt status bit, since we won't actually
 738  * see an interrupt when the pipe is disabled.
 739  *
 740  * On Gen4 and above:
 741  *   wait for the pipe register state bit to turn off
 742  *
 743  * Otherwise:
 744  *   wait for the display line value to settle (it usually
 745  *   ends up stopping at the start of the next frame).
 746  *
 747  */
 748 void intel_wait_for_pipe_off(struct drm_device *dev, int pipe)
 749 {
 750         struct drm_i915_private *dev_priv = dev->dev_private;
 751
 752         if (INTEL_INFO(dev)->gen >= 4) {
 753                 int reg = PIPECONF(pipe);
 754
 755                 /* Wait for the Pipe State to go off */
 756                 if (wait_for((I915_READ(reg) & I965_PIPECONF_ACTIVE) == 0,
 757                              100))
 758                         DRM_DEBUG_KMS("pipe_off wait timed out\n");
 759         } else {
 760                 u32 last_line;
 761                 int reg = PIPEDSL(pipe);
 762                 unsigned long timeout = jiffies + msecs_to_jiffies(100);
 763
 764                 /* Wait for the display line to settle */
 765                 do {
 766                         last_line = I915_READ(reg) & DSL_LINEMASK;
 767                         mdelay(5);
 768                 } while (((I915_READ(reg) & DSL_LINEMASK) != last_line) &&
 769                          time_after(timeout, jiffies));
 770                 if (time_after(jiffies, timeout))
 771                         DRM_DEBUG_KMS("pipe_off wait timed out\n");
 772         }
 773 }
 774
 775 static const char *state_string(bool enabled)
 776 {
 777         return enabled ? "on" : "off";
 778 }
 779
 780 /* Only for pre-ILK configs */
 781 static void assert_pll(struct drm_i915_private *dev_priv,
 782                        enum pipe pipe, bool state)
 783 {
 784         int reg;
 785         u32 val;
 786         bool cur_state;
 787
 788         reg = DPLL(pipe);
 789         val = I915_READ(reg);
 790         cur_state = !!(val & DPLL_VCO_ENABLE);
 791         WARN(cur_state != state,
 792              "PLL state assertion failure (expected %s, current %s)\n",
 793              state_string(state), state_string(cur_state));
 794 }
 795 #define assert_pll_enabled(d, p) assert_pll(d, p, true)
 796 #define assert_pll_disabled(d, p) assert_pll(d, p, false)
 797
 798 /* For ILK+ */
 799 static void assert_pch_pll(struct drm_i915_private *dev_priv,
 800                            enum pipe pipe, bool state)
 801 {
 802         int reg;
 803         u32 val;
 804         bool cur_state;
 805
 806         if (HAS_PCH_CPT(dev_priv->dev)) {
 807                 u32 pch_dpll;
 808
 809                 pch_dpll = I915_READ(PCH_DPLL_SEL);
 810
 811                 /* Make sure the selected PLL is enabled to the transcoder */
 812                 WARN(!((pch_dpll >> (4 * pipe)) & 8),
 813                      "transcoder %d PLL not enabled\n", pipe);
 814
 815                 /* Convert the transcoder pipe number to a pll pipe number */
 816                 pipe = (pch_dpll >> (4 * pipe)) & 1;
 817         }
 818
 819         reg = PCH_DPLL(pipe);
 820         val = I915_READ(reg);
 821         cur_state = !!(val & DPLL_VCO_ENABLE);
 822         WARN(cur_state != state,
 823              "PCH PLL state assertion failure (expected %s, current %s)\n",
 824              state_string(state), state_string(cur_state));
 825 }
 826 #define assert_pch_pll_enabled(d, p) assert_pch_pll(d, p, true)
 827 #define assert_pch_pll_disabled(d, p) assert_pch_pll(d, p, false)
 828
 829 static void assert_fdi_tx(struct drm_i915_private *dev_priv,
 830                           enum pipe pipe, bool state)
 831 {
 832         int reg;
 833         u32 val;
 834         bool cur_state;
 835
 836         reg = FDI_TX_CTL(pipe);
 837         val = I915_READ(reg);
 838         cur_state = !!(val & FDI_TX_ENABLE);
 839         WARN(cur_state != state,
 840              "FDI TX state assertion failure (expected %s, current %s)\n",
 841              state_string(state), state_string(cur_state));
 842 }
 843 #define assert_fdi_tx_enabled(d, p) assert_fdi_tx(d, p, true)
 844 #define assert_fdi_tx_disabled(d, p) assert_fdi_tx(d, p, false)
 845
 846 static void assert_fdi_rx(struct drm_i915_private *dev_priv,
 847                           enum pipe pipe, bool state)
 848 {
 849         int reg;
 850         u32 val;
 851         bool cur_state;
 852
 853         reg = FDI_RX_CTL(pipe);
 854         val = I915_READ(reg);
 855         cur_state = !!(val & FDI_RX_ENABLE);
 856         WARN(cur_state != state,
 857              "FDI RX state assertion failure (expected %s, current %s)\n",
 858              state_string(state), state_string(cur_state));
 859 }
 860 #define assert_fdi_rx_enabled(d, p) assert_fdi_rx(d, p, true)
 861 #define assert_fdi_rx_disabled(d, p) assert_fdi_rx(d, p, false)
 862
 863 static void assert_fdi_tx_pll_enabled(struct drm_i915_private *dev_priv,
 864                                       enum pipe pipe)
 865 {
 866         int reg;
 867         u32 val;
 868
 869         /* ILK FDI PLL is always enabled */
 870         if (dev_priv->info->gen == 5)
 871                 return;
 872
 873         reg = FDI_TX_CTL(pipe);
 874         val = I915_READ(reg);
 875         WARN(!(val & FDI_TX_PLL_ENABLE), "FDI TX PLL assertion failure, should be active but is disabled\n");
 876 }
 877
 878 static void assert_fdi_rx_pll_enabled(struct drm_i915_private *dev_priv,
 879                                       enum pipe pipe)
 880 {
 881         int reg;
 882         u32 val;
 883
 884         reg = FDI_RX_CTL(pipe);
 885         val = I915_READ(reg);
 886         WARN(!(val & FDI_RX_PLL_ENABLE), "FDI RX PLL assertion failure, should be active but is disabled\n");
 887 }
 888
 889 static void assert_panel_unlocked(struct drm_i915_private *dev_priv,
 890                                   enum pipe pipe)
 891 {
 892         int pp_reg, lvds_reg;
 893         u32 val;
 894         enum pipe panel_pipe = PIPE_A;
 895         bool locked = true;
 896
 897         if (HAS_PCH_SPLIT(dev_priv->dev)) {
 898                 pp_reg = PCH_PP_CONTROL;
 899                 lvds_reg = PCH_LVDS;
 900         } else {
 901                 pp_reg = PP_CONTROL;
 902                 lvds_reg = LVDS;
 903         }
 904
 905         val = I915_READ(pp_reg);
 906         if (!(val & PANEL_POWER_ON) ||
 907             ((val & PANEL_UNLOCK_REGS) == PANEL_UNLOCK_REGS))
 908                 locked = false;
 909
 910         if (I915_READ(lvds_reg) & LVDS_PIPEB_SELECT)
 911                 panel_pipe = PIPE_B;
 912
 913         WARN(panel_pipe == pipe && locked,
 914              "panel assertion failure, pipe %c regs locked\n",
 915              pipe_name(pipe));
 916 }
 917
 918 static void assert_pipe(struct drm_i915_private *dev_priv,
 919                         enum pipe pipe, bool state)
 920 {
 921         int reg;
 922         u32 val;
 923         bool cur_state;
 924
 925         reg = PIPECONF(pipe);
 926         val = I915_READ(reg);
 927         cur_state = !!(val & PIPECONF_ENABLE);
 928         WARN(cur_state != state,
 929              "pipe %c assertion failure (expected %s, current %s)\n",
 930              pipe_name(pipe), state_string(state), state_string(cur_state));
 931 }
 932 #define assert_pipe_enabled(d, p) assert_pipe(d, p, true)
 933 #define assert_pipe_disabled(d, p) assert_pipe(d, p, false)
 934
 935 static void assert_plane_enabled(struct drm_i915_private *dev_priv,
 936                                  enum plane plane)
 937 {
 938         int reg;
 939         u32 val;
 940
 941         reg = DSPCNTR(plane);
 942         val = I915_READ(reg);
 943         WARN(!(val & DISPLAY_PLANE_ENABLE),
 944              "plane %c assertion failure, should be active but is disabled\n",
 945              plane_name(plane));
 946 }
 947
 948 static void assert_planes_disabled(struct drm_i915_private *dev_priv,
 949                                    enum pipe pipe)
 950 {
 951         int reg, i;
 952         u32 val;
 953         int cur_pipe;
 954
 955         /* Planes are fixed to pipes on ILK+ */
 956         if (HAS_PCH_SPLIT(dev_priv->dev))
 957                 return;
 958
 959         /* Need to check both planes against the pipe */
 960         for (i = 0; i < 2; i++) {
 961                 reg = DSPCNTR(i);
 962                 val = I915_READ(reg);
 963                 cur_pipe = (val & DISPPLANE_SEL_PIPE_MASK) >>
 964                         DISPPLANE_SEL_PIPE_SHIFT;
 965                 WARN((val & DISPLAY_PLANE_ENABLE) && pipe == cur_pipe,
 966                      "plane %c assertion failure, should be off on pipe %c but is still active\n",
 967                      plane_name(i), pipe_name(pipe));
 968         }
 969 }
 970
 971 static void assert_pch_refclk_enabled(struct drm_i915_private *dev_priv)
 972 {
 973         u32 val;
 974         bool enabled;
 975
 976         val = I915_READ(PCH_DREF_CONTROL);
 977         enabled = !!(val & (DREF_SSC_SOURCE_MASK | DREF_NONSPREAD_SOURCE_MASK |
 978                             DREF_SUPERSPREAD_SOURCE_MASK));
 979         WARN(!enabled, "PCH refclk assertion failure, should be active but is disabled\n");
 980 }
 981
 982 static void assert_transcoder_disabled(struct drm_i915_private *dev_priv,
 983                                        enum pipe pipe)
 984 {
 985         int reg;
 986         u32 val;
 987         bool enabled;
 988
 989         reg = TRANSCONF(pipe);
 990         val = I915_READ(reg);
 991         enabled = !!(val & TRANS_ENABLE);
 992         WARN(enabled,
 993              "transcoder assertion failed, should be off on pipe %c but is still active\n",
 994              pipe_name(pipe));
 995 }
 996
 997 static bool dp_pipe_enabled(struct drm_i915_private *dev_priv,
 998                             enum pipe pipe, u32 port_sel, u32 val)
 999 {
1000         if ((val & DP_PORT_EN) == 0)
1001                 return false;
1002
1003         if (HAS_PCH_CPT(dev_priv->dev)) {
1004                 u32     trans_dp_ctl_reg = TRANS_DP_CTL(pipe);
1005                 u32     trans_dp_ctl = I915_READ(trans_dp_ctl_reg);
1006                 if ((trans_dp_ctl & TRANS_DP_PORT_SEL_MASK) != port_sel)
1007                         return false;
1008         } else {
1009                 if ((val & DP_PIPE_MASK) != (pipe << 30))
1010                         return false;
1011         }
1012         return true;
1013 }
1014
1015 static bool hdmi_pipe_enabled(struct drm_i915_private *dev_priv,
1016                               enum pipe pipe, u32 val)
1017 {
1018         if ((val & PORT_ENABLE) == 0)
1019                 return false;
1020
1021         if (HAS_PCH_CPT(dev_priv->dev)) {
1022                 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1023                         return false;
1024         } else {
1025                 if ((val & TRANSCODER_MASK) != TRANSCODER(pipe))
1026                         return false;
1027         }
1028         return true;
1029 }
1030
1031 static bool lvds_pipe_enabled(struct drm_i915_private *dev_priv,
1032                               enum pipe pipe, u32 val)
1033 {
1034         if ((val & LVDS_PORT_EN) == 0)
1035                 return false;
1036
1037         if (HAS_PCH_CPT(dev_priv->dev)) {
1038                 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1039                         return false;
1040         } else {
1041                 if ((val & LVDS_PIPE_MASK) != LVDS_PIPE(pipe))
1042                         return false;
1043         }
1044         return true;
1045 }
1046
1047 static bool adpa_pipe_enabled(struct drm_i915_private *dev_priv,
1048                               enum pipe pipe, u32 val)
1049 {
1050         if ((val & ADPA_DAC_ENABLE) == 0)
1051                 return false;
1052         if (HAS_PCH_CPT(dev_priv->dev)) {
1053                 if ((val & PORT_TRANS_SEL_MASK) != PORT_TRANS_SEL_CPT(pipe))
1054                         return false;
1055         } else {
1056                 if ((val & ADPA_PIPE_SELECT_MASK) != ADPA_PIPE_SELECT(pipe))
1057                         return false;
1058         }
1059         return true;
1060 }
1061
1062 static void assert_pch_dp_disabled(struct drm_i915_private *dev_priv,
1063                                    enum pipe pipe, int reg, u32 port_sel)
1064 {
1065         u32 val = I915_READ(reg);
1066         WARN(dp_pipe_enabled(dev_priv, pipe, port_sel, val),
1067              "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1068              reg, pipe_name(pipe));
1069 }
1070
1071 static void assert_pch_hdmi_disabled(struct drm_i915_private *dev_priv,
1072                                      enum pipe pipe, int reg)
1073 {
1074         u32 val = I915_READ(reg);
1075         WARN(hdmi_pipe_enabled(dev_priv, val, pipe),
1076              "PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n",
1077              reg, pipe_name(pipe));
1078 }
1079
1080 static void assert_pch_ports_disabled(struct drm_i915_private *dev_priv,
1081                                       enum pipe pipe)
1082 {
1083         int reg;
1084         u32 val;
1085
1086         assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1087         assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1088         assert_pch_dp_disabled(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
1089
1090         reg = PCH_ADPA;
1091         val = I915_READ(reg);
1092         WARN(adpa_pipe_enabled(dev_priv, val, pipe),
1093              "PCH VGA enabled on transcoder %c, should be disabled\n",
1094              pipe_name(pipe));
1095
1096         reg = PCH_LVDS;
1097         val = I915_READ(reg);
1098         WARN(lvds_pipe_enabled(dev_priv, val, pipe),
1099              "PCH LVDS enabled on transcoder %c, should be disabled\n",
1100              pipe_name(pipe));
1101
1102         assert_pch_hdmi_disabled(dev_priv, pipe, HDMIB);
1103         assert_pch_hdmi_disabled(dev_priv, pipe, HDMIC);
1104         assert_pch_hdmi_disabled(dev_priv, pipe, HDMID);
1105 }
1106
1107 /**
1108  * intel_enable_pll - enable a PLL
1109  * @dev_priv: i915 private structure
1110  * @pipe: pipe PLL to enable
1111  *
1112  * Enable @pipe's PLL so we can start pumping pixels from a plane.  Check to
1113  * make sure the PLL reg is writable first though, since the panel write
1114  * protect mechanism may be enabled.
1115  *
1116  * Note!  This is for pre-ILK only.
1117  */
1118 static void intel_enable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1119 {
1120         int reg;
1121         u32 val;
1122
1123         /* No really, not for ILK+ */
1124         BUG_ON(dev_priv->info->gen >= 5);
1125
1126         /* PLL is protected by panel, make sure we can write it */
1127         if (IS_MOBILE(dev_priv->dev) && !IS_I830(dev_priv->dev))
1128                 assert_panel_unlocked(dev_priv, pipe);
1129
1130         reg = DPLL(pipe);
1131         val = I915_READ(reg);
1132         val |= DPLL_VCO_ENABLE;
1133
1134         /* We do this three times for luck */
1135         I915_WRITE(reg, val);
1136         POSTING_READ(reg);
1137         udelay(150); /* wait for warmup */
1138         I915_WRITE(reg, val);
1139         POSTING_READ(reg);
1140         udelay(150); /* wait for warmup */
1141         I915_WRITE(reg, val);
1142         POSTING_READ(reg);
1143         udelay(150); /* wait for warmup */
1144 }
1145
1146 /**
1147  * intel_disable_pll - disable a PLL
1148  * @dev_priv: i915 private structure
1149  * @pipe: pipe PLL to disable
1150  *
1151  * Disable the PLL for @pipe, making sure the pipe is off first.
1152  *
1153  * Note!  This is for pre-ILK only.
1154  */
1155 static void intel_disable_pll(struct drm_i915_private *dev_priv, enum pipe pipe)
1156 {
1157         int reg;
1158         u32 val;
1159
1160         /* Don't disable pipe A or pipe A PLLs if needed */
1161         if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1162                 return;
1163
1164         /* Make sure the pipe isn't still relying on us */
1165         assert_pipe_disabled(dev_priv, pipe);
1166
1167         reg = DPLL(pipe);
1168         val = I915_READ(reg);
1169         val &= ~DPLL_VCO_ENABLE;
1170         I915_WRITE(reg, val);
1171         POSTING_READ(reg);
1172 }
1173
1174 /**
1175  * intel_enable_pch_pll - enable PCH PLL
1176  * @dev_priv: i915 private structure
1177  * @pipe: pipe PLL to enable
1178  *
1179  * The PCH PLL needs to be enabled before the PCH transcoder, since it
1180  * drives the transcoder clock.
1181  */
1182 static void intel_enable_pch_pll(struct drm_i915_private *dev_priv,
1183                                  enum pipe pipe)
1184 {
1185         int reg;
1186         u32 val;
1187
1188         if (pipe > 1)
1189                 return;
1190
1191         /* PCH only available on ILK+ */
1192         BUG_ON(dev_priv->info->gen < 5);
1193
1194         /* PCH refclock must be enabled first */
1195         assert_pch_refclk_enabled(dev_priv);
1196
1197         reg = PCH_DPLL(pipe);
1198         val = I915_READ(reg);
1199         val |= DPLL_VCO_ENABLE;
1200         I915_WRITE(reg, val);
1201         POSTING_READ(reg);
1202         udelay(200);
1203 }
1204
1205 static void intel_disable_pch_pll(struct drm_i915_private *dev_priv,
1206                                   enum pipe pipe)
1207 {
1208         int reg;
1209         u32 val;
1210
1211         if (pipe > 1)
1212                 return;
1213
1214         /* PCH only available on ILK+ */
1215         BUG_ON(dev_priv->info->gen < 5);
1216
1217         /* Make sure transcoder isn't still depending on us */
1218         assert_transcoder_disabled(dev_priv, pipe);
1219
1220         reg = PCH_DPLL(pipe);
1221         val = I915_READ(reg);
1222         val &= ~DPLL_VCO_ENABLE;
1223         I915_WRITE(reg, val);
1224         POSTING_READ(reg);
1225         udelay(200);
1226 }
1227
1228 static void intel_enable_transcoder(struct drm_i915_private *dev_priv,
1229                                     enum pipe pipe)
1230 {
1231         int reg;
1232         u32 val;
1233
1234         /* PCH only available on ILK+ */
1235         BUG_ON(dev_priv->info->gen < 5);
1236
1237         /* Make sure PCH DPLL is enabled */
1238         assert_pch_pll_enabled(dev_priv, pipe);
1239
1240         /* FDI must be feeding us bits for PCH ports */
1241         assert_fdi_tx_enabled(dev_priv, pipe);
1242         assert_fdi_rx_enabled(dev_priv, pipe);
1243
1244         reg = TRANSCONF(pipe);
1245         val = I915_READ(reg);
1246
1247         if (HAS_PCH_IBX(dev_priv->dev)) {
1248                 /*
1249                  * make the BPC in transcoder be consistent with
1250                  * that in pipeconf reg.
1251                  */
1252                 val &= ~PIPE_BPC_MASK;
1253                 val |= I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK;
1254         }
1255         I915_WRITE(reg, val | TRANS_ENABLE);
1256         if (wait_for(I915_READ(reg) & TRANS_STATE_ENABLE, 100))
1257                 DRM_ERROR("failed to enable transcoder %d\n", pipe);
1258 }
1259
1260 static void intel_disable_transcoder(struct drm_i915_private *dev_priv,
1261                                      enum pipe pipe)
1262 {
1263         int reg;
1264         u32 val;
1265
1266         /* FDI relies on the transcoder */
1267         assert_fdi_tx_disabled(dev_priv, pipe);
1268         assert_fdi_rx_disabled(dev_priv, pipe);
1269
1270         /* Ports must be off as well */
1271         assert_pch_ports_disabled(dev_priv, pipe);
1272
1273         reg = TRANSCONF(pipe);
1274         val = I915_READ(reg);
1275         val &= ~TRANS_ENABLE;
1276         I915_WRITE(reg, val);
1277         /* wait for PCH transcoder off, transcoder state */
1278         if (wait_for((I915_READ(reg) & TRANS_STATE_ENABLE) == 0, 50))
1279                 DRM_ERROR("failed to disable transcoder %d\n", pipe);
1280 }
1281
1282 /**
1283  * intel_enable_pipe - enable a pipe, asserting requirements
1284  * @dev_priv: i915 private structure
1285  * @pipe: pipe to enable
1286  * @pch_port: on ILK+, is this pipe driving a PCH port or not
1287  *
1288  * Enable @pipe, making sure that various hardware specific requirements
1289  * are met, if applicable, e.g. PLL enabled, LVDS pairs enabled, etc.
1290  *
1291  * @pipe should be %PIPE_A or %PIPE_B.
1292  *
1293  * Will wait until the pipe is actually running (i.e. first vblank) before
1294  * returning.
1295  */
1296 static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,
1297                               bool pch_port)
1298 {
1299         int reg;
1300         u32 val;
1301
1302         /*
1303          * A pipe without a PLL won't actually be able to drive bits from
1304          * a plane.  On ILK+ the pipe PLLs are integrated, so we don't
1305          * need the check.
1306          */
1307         if (!HAS_PCH_SPLIT(dev_priv->dev))
1308                 assert_pll_enabled(dev_priv, pipe);
1309         else {
1310                 if (pch_port) {
1311                         /* if driving the PCH, we need FDI enabled */
1312                         assert_fdi_rx_pll_enabled(dev_priv, pipe);
1313                         assert_fdi_tx_pll_enabled(dev_priv, pipe);
1314                 }
1315                 /* FIXME: assert CPU port conditions for SNB+ */
1316         }
1317
1318         reg = PIPECONF(pipe);
1319         val = I915_READ(reg);
1320         if (val & PIPECONF_ENABLE)
1321                 return;
1322
1323         I915_WRITE(reg, val | PIPECONF_ENABLE);
1324         intel_wait_for_vblank(dev_priv->dev, pipe);
1325 }
1326
1327 /**
1328  * intel_disable_pipe - disable a pipe, asserting requirements
1329  * @dev_priv: i915 private structure
1330  * @pipe: pipe to disable
1331  *
1332  * Disable @pipe, making sure that various hardware specific requirements
1333  * are met, if applicable, e.g. plane disabled, panel fitter off, etc.
1334  *
1335  * @pipe should be %PIPE_A or %PIPE_B.
1336  *
1337  * Will wait until the pipe has shut down before returning.
1338  */
1339 static void intel_disable_pipe(struct drm_i915_private *dev_priv,
1340                                enum pipe pipe)
1341 {
1342         int reg;
1343         u32 val;
1344
1345         /*
1346          * Make sure planes won't keep trying to pump pixels to us,
1347          * or we might hang the display.
1348          */
1349         assert_planes_disabled(dev_priv, pipe);
1350
1351         /* Don't disable pipe A or pipe A PLLs if needed */
1352         if (pipe == PIPE_A && (dev_priv->quirks & QUIRK_PIPEA_FORCE))
1353                 return;
1354
1355         reg = PIPECONF(pipe);
1356         val = I915_READ(reg);
1357         if ((val & PIPECONF_ENABLE) == 0)
1358                 return;
1359
1360         I915_WRITE(reg, val & ~PIPECONF_ENABLE);
1361         intel_wait_for_pipe_off(dev_priv->dev, pipe);
1362 }
1363
1364 /*
1365  * Plane regs are double buffered, going from enabled->disabled needs a
1366  * trigger in order to latch.  The display address reg provides this.
1367  */
1368 static void intel_flush_display_plane(struct drm_i915_private *dev_priv,
1369                                       enum plane plane)
1370 {
1371         I915_WRITE(DSPADDR(plane), I915_READ(DSPADDR(plane)));
1372         I915_WRITE(DSPSURF(plane), I915_READ(DSPSURF(plane)));
1373 }
1374
1375 /**
1376  * intel_enable_plane - enable a display plane on a given pipe
1377  * @dev_priv: i915 private structure
1378  * @plane: plane to enable
1379  * @pipe: pipe being fed
1380  *
1381  * Enable @plane on @pipe, making sure that @pipe is running first.
1382  */
1383 static void intel_enable_plane(struct drm_i915_private *dev_priv,
1384                                enum plane plane, enum pipe pipe)
1385 {
1386         int reg;
1387         u32 val;
1388
1389         /* If the pipe isn't enabled, we can't pump pixels and may hang */
1390         assert_pipe_enabled(dev_priv, pipe);
1391
1392         reg = DSPCNTR(plane);
1393         val = I915_READ(reg);
1394         if (val & DISPLAY_PLANE_ENABLE)
1395                 return;
1396
1397         I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
1398         intel_flush_display_plane(dev_priv, plane);
1399         intel_wait_for_vblank(dev_priv->dev, pipe);
1400 }
1401
1402 /**
1403  * intel_disable_plane - disable a display plane
1404  * @dev_priv: i915 private structure
1405  * @plane: plane to disable
1406  * @pipe: pipe consuming the data
1407  *
1408  * Disable @plane; should be an independent operation.
1409  */
1410 static void intel_disable_plane(struct drm_i915_private *dev_priv,
1411                                 enum plane plane, enum pipe pipe)
1412 {
1413         int reg;
1414         u32 val;
1415
1416         reg = DSPCNTR(plane);
1417         val = I915_READ(reg);
1418         if ((val & DISPLAY_PLANE_ENABLE) == 0)
1419                 return;
1420
1421         I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
1422         intel_flush_display_plane(dev_priv, plane);
1423         intel_wait_for_vblank(dev_priv->dev, pipe);
1424 }
1425
1426 static void disable_pch_dp(struct drm_i915_private *dev_priv,
1427                            enum pipe pipe, int reg, u32 port_sel)
1428 {
1429         u32 val = I915_READ(reg);
1430         if (dp_pipe_enabled(dev_priv, pipe, port_sel, val)) {
1431                 DRM_DEBUG_KMS("Disabling pch dp %x on pipe %d\n", reg, pipe);
1432                 I915_WRITE(reg, val & ~DP_PORT_EN);
1433         }
1434 }
1435
1436 static void disable_pch_hdmi(struct drm_i915_private *dev_priv,
1437                              enum pipe pipe, int reg)
1438 {
1439         u32 val = I915_READ(reg);
1440         if (hdmi_pipe_enabled(dev_priv, val, pipe)) {
1441                 DRM_DEBUG_KMS("Disabling pch HDMI %x on pipe %d\n",
1442                               reg, pipe);
1443                 I915_WRITE(reg, val & ~PORT_ENABLE);
1444         }
1445 }
1446
1447 /* Disable any ports connected to this transcoder */
1448 static void intel_disable_pch_ports(struct drm_i915_private *dev_priv,
1449                                     enum pipe pipe)
1450 {
1451         u32 reg, val;
1452
1453         val = I915_READ(PCH_PP_CONTROL);
1454         I915_WRITE(PCH_PP_CONTROL, val | PANEL_UNLOCK_REGS);
1455
1456         disable_pch_dp(dev_priv, pipe, PCH_DP_B, TRANS_DP_PORT_SEL_B);
1457         disable_pch_dp(dev_priv, pipe, PCH_DP_C, TRANS_DP_PORT_SEL_C);
1458         disable_pch_dp(dev_priv, pipe, PCH_DP_D, TRANS_DP_PORT_SEL_D);
1459
1460         reg = PCH_ADPA;
1461         val = I915_READ(reg);
1462         if (adpa_pipe_enabled(dev_priv, val, pipe))
1463                 I915_WRITE(reg, val & ~ADPA_DAC_ENABLE);
1464
1465         reg = PCH_LVDS;
1466         val = I915_READ(reg);
1467         if (lvds_pipe_enabled(dev_priv, val, pipe)) {
1468                 DRM_DEBUG_KMS("disable lvds on pipe %d val 0x%08x\n", pipe, val);
1469                 I915_WRITE(reg, val & ~LVDS_PORT_EN);
1470                 POSTING_READ(reg);
1471                 udelay(100);
1472         }
1473
1474         disable_pch_hdmi(dev_priv, pipe, HDMIB);
1475         disable_pch_hdmi(dev_priv, pipe, HDMIC);
1476         disable_pch_hdmi(dev_priv, pipe, HDMID);
1477 }
1478
1479 static void i8xx_disable_fbc(struct drm_device *dev)
1480 {
1481         struct drm_i915_private *dev_priv = dev->dev_private;
1482         u32 fbc_ctl;
1483
1484         /* Disable compression */
1485         fbc_ctl = I915_READ(FBC_CONTROL);
1486         if ((fbc_ctl & FBC_CTL_EN) == 0)
1487                 return;
1488
1489         fbc_ctl &= ~FBC_CTL_EN;
1490         I915_WRITE(FBC_CONTROL, fbc_ctl);
1491
1492         /* Wait for compressing bit to clear */
1493         if (wait_for((I915_READ(FBC_STATUS) & FBC_STAT_COMPRESSING) == 0, 10)) {
1494                 DRM_DEBUG_KMS("FBC idle timed out\n");
1495                 return;
1496         }
1497
1498         DRM_DEBUG_KMS("disabled FBC\n");
1499 }
1500
1501 static void i8xx_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
1502 {
1503         struct drm_device *dev = crtc->dev;
1504         struct drm_i915_private *dev_priv = dev->dev_private;
1505         struct drm_framebuffer *fb = crtc->fb;
1506         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
1507         struct drm_i915_gem_object *obj = intel_fb->obj;
1508         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1509         int cfb_pitch;
1510         int plane, i;
1511         u32 fbc_ctl, fbc_ctl2;
1512
1513         cfb_pitch = dev_priv->cfb_size / FBC_LL_SIZE;
1514         if (fb->pitch < cfb_pitch)
1515                 cfb_pitch = fb->pitch;
1516
1517         /* FBC_CTL wants 64B units */
1518         cfb_pitch = (cfb_pitch / 64) - 1;
1519         plane = intel_crtc->plane == 0 ? FBC_CTL_PLANEA : FBC_CTL_PLANEB;
1520
1521         /* Clear old tags */
1522         for (i = 0; i < (FBC_LL_SIZE / 32) + 1; i++)
1523                 I915_WRITE(FBC_TAG + (i * 4), 0);
1524
1525         /* Set it up... */
1526         fbc_ctl2 = FBC_CTL_FENCE_DBL | FBC_CTL_IDLE_IMM | FBC_CTL_CPU_FENCE;
1527         fbc_ctl2 |= plane;
1528         I915_WRITE(FBC_CONTROL2, fbc_ctl2);
1529         I915_WRITE(FBC_FENCE_OFF, crtc->y);
1530
1531         /* enable it... */
1532         fbc_ctl = FBC_CTL_EN | FBC_CTL_PERIODIC;
1533         if (IS_I945GM(dev))
1534                 fbc_ctl |= FBC_CTL_C3_IDLE; /* 945 needs special SR handling */
1535         fbc_ctl |= (cfb_pitch & 0xff) << FBC_CTL_STRIDE_SHIFT;
1536         fbc_ctl |= (interval & 0x2fff) << FBC_CTL_INTERVAL_SHIFT;
1537         fbc_ctl |= obj->fence_reg;
1538         I915_WRITE(FBC_CONTROL, fbc_ctl);
1539
1540         DRM_DEBUG_KMS("enabled FBC, pitch %d, yoff %d, plane %d, ",
1541                       cfb_pitch, crtc->y, intel_crtc->plane);
1542 }
1543
1544 static bool i8xx_fbc_enabled(struct drm_device *dev)
1545 {
1546         struct drm_i915_private *dev_priv = dev->dev_private;
1547
1548         return I915_READ(FBC_CONTROL) & FBC_CTL_EN;
1549 }
1550
1551 static void g4x_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
1552 {
1553         struct drm_device *dev = crtc->dev;
1554         struct drm_i915_private *dev_priv = dev->dev_private;
1555         struct drm_framebuffer *fb = crtc->fb;
1556         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
1557         struct drm_i915_gem_object *obj = intel_fb->obj;
1558         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1559         int plane = intel_crtc->plane == 0 ? DPFC_CTL_PLANEA : DPFC_CTL_PLANEB;
1560         unsigned long stall_watermark = 200;
1561         u32 dpfc_ctl;
1562
1563         dpfc_ctl = plane | DPFC_SR_EN | DPFC_CTL_LIMIT_1X;
1564         dpfc_ctl |= DPFC_CTL_FENCE_EN | obj->fence_reg;
1565         I915_WRITE(DPFC_CHICKEN, DPFC_HT_MODIFY);
1566
1567         I915_WRITE(DPFC_RECOMP_CTL, DPFC_RECOMP_STALL_EN |
1568                    (stall_watermark << DPFC_RECOMP_STALL_WM_SHIFT) |
1569                    (interval << DPFC_RECOMP_TIMER_COUNT_SHIFT));
1570         I915_WRITE(DPFC_FENCE_YOFF, crtc->y);
1571
1572         /* enable it... */
1573         I915_WRITE(DPFC_CONTROL, I915_READ(DPFC_CONTROL) | DPFC_CTL_EN);
1574
1575         DRM_DEBUG_KMS("enabled fbc on plane %d\n", intel_crtc->plane);
1576 }
1577
1578 static void g4x_disable_fbc(struct drm_device *dev)
1579 {
1580         struct drm_i915_private *dev_priv = dev->dev_private;
1581         u32 dpfc_ctl;
1582
1583         /* Disable compression */
1584         dpfc_ctl = I915_READ(DPFC_CONTROL);
1585         if (dpfc_ctl & DPFC_CTL_EN) {
1586                 dpfc_ctl &= ~DPFC_CTL_EN;
1587                 I915_WRITE(DPFC_CONTROL, dpfc_ctl);
1588
1589                 DRM_DEBUG_KMS("disabled FBC\n");
1590         }
1591 }
1592
1593 static bool g4x_fbc_enabled(struct drm_device *dev)
1594 {
1595         struct drm_i915_private *dev_priv = dev->dev_private;
1596
1597         return I915_READ(DPFC_CONTROL) & DPFC_CTL_EN;
1598 }
1599
1600 static void sandybridge_blit_fbc_update(struct drm_device *dev)
1601 {
1602         struct drm_i915_private *dev_priv = dev->dev_private;
1603         u32 blt_ecoskpd;
1604
1605         /* Make sure blitter notifies FBC of writes */
1606         gen6_gt_force_wake_get(dev_priv);
1607         blt_ecoskpd = I915_READ(GEN6_BLITTER_ECOSKPD);
1608         blt_ecoskpd |= GEN6_BLITTER_FBC_NOTIFY <<
1609                 GEN6_BLITTER_LOCK_SHIFT;
1610         I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
1611         blt_ecoskpd |= GEN6_BLITTER_FBC_NOTIFY;
1612         I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
1613         blt_ecoskpd &= ~(GEN6_BLITTER_FBC_NOTIFY <<
1614                          GEN6_BLITTER_LOCK_SHIFT);
1615         I915_WRITE(GEN6_BLITTER_ECOSKPD, blt_ecoskpd);
1616         POSTING_READ(GEN6_BLITTER_ECOSKPD);
1617         gen6_gt_force_wake_put(dev_priv);
1618 }
1619
1620 static void ironlake_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
1621 {
1622         struct drm_device *dev = crtc->dev;
1623         struct drm_i915_private *dev_priv = dev->dev_private;
1624         struct drm_framebuffer *fb = crtc->fb;
1625         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
1626         struct drm_i915_gem_object *obj = intel_fb->obj;
1627         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
1628         int plane = intel_crtc->plane == 0 ? DPFC_CTL_PLANEA : DPFC_CTL_PLANEB;
1629         unsigned long stall_watermark = 200;
1630         u32 dpfc_ctl;
1631
1632         dpfc_ctl = I915_READ(ILK_DPFC_CONTROL);
1633         dpfc_ctl &= DPFC_RESERVED;
1634         dpfc_ctl |= (plane | DPFC_CTL_LIMIT_1X);
1635         /* Set persistent mode for front-buffer rendering, ala X. */
1636         dpfc_ctl |= DPFC_CTL_PERSISTENT_MODE;
1637         dpfc_ctl |= (DPFC_CTL_FENCE_EN | obj->fence_reg);
1638         I915_WRITE(ILK_DPFC_CHICKEN, DPFC_HT_MODIFY);
1639
1640         I915_WRITE(ILK_DPFC_RECOMP_CTL, DPFC_RECOMP_STALL_EN |
1641                    (stall_watermark << DPFC_RECOMP_STALL_WM_SHIFT) |
1642                    (interval << DPFC_RECOMP_TIMER_COUNT_SHIFT));
1643         I915_WRITE(ILK_DPFC_FENCE_YOFF, crtc->y);
1644         I915_WRITE(ILK_FBC_RT_BASE, obj->gtt_offset | ILK_FBC_RT_VALID);
1645         /* enable it... */
1646         I915_WRITE(ILK_DPFC_CONTROL, dpfc_ctl | DPFC_CTL_EN);
1647
1648         if (IS_GEN6(dev)) {
1649                 I915_WRITE(SNB_DPFC_CTL_SA,
1650                            SNB_CPU_FENCE_ENABLE | obj->fence_reg);
1651                 I915_WRITE(DPFC_CPU_FENCE_OFFSET, crtc->y);
1652                 sandybridge_blit_fbc_update(dev);
1653         }
1654
1655         DRM_DEBUG_KMS("enabled fbc on plane %d\n", intel_crtc->plane);
1656 }
1657
1658 static void ironlake_disable_fbc(struct drm_device *dev)
1659 {
1660         struct drm_i915_private *dev_priv = dev->dev_private;
1661         u32 dpfc_ctl;
1662
1663         /* Disable compression */
1664         dpfc_ctl = I915_READ(ILK_DPFC_CONTROL);
1665         if (dpfc_ctl & DPFC_CTL_EN) {
1666                 dpfc_ctl &= ~DPFC_CTL_EN;
1667                 I915_WRITE(ILK_DPFC_CONTROL, dpfc_ctl);
1668
1669                 DRM_DEBUG_KMS("disabled FBC\n");
1670         }
1671 }
1672
1673 static bool ironlake_fbc_enabled(struct drm_device *dev)
1674 {
1675         struct drm_i915_private *dev_priv = dev->dev_private;
1676
1677         return I915_READ(ILK_DPFC_CONTROL) & DPFC_CTL_EN;
1678 }
1679
1680 bool intel_fbc_enabled(struct drm_device *dev)
1681 {
1682         struct drm_i915_private *dev_priv = dev->dev_private;
1683
1684         if (!dev_priv->display.fbc_enabled)
1685                 return false;
1686
1687         return dev_priv->display.fbc_enabled(dev);
1688 }
1689
1690 static void intel_fbc_work_fn(struct work_struct *__work)
1691 {
1692         struct intel_fbc_work *work =
1693                 container_of(to_delayed_work(__work),
1694                              struct intel_fbc_work, work);
1695         struct drm_device *dev = work->crtc->dev;
1696         struct drm_i915_private *dev_priv = dev->dev_private;
1697
1698         mutex_lock(&dev->struct_mutex);
1699         if (work == dev_priv->fbc_work) {
1700                 /* Double check that we haven't switched fb without cancelling
1701                  * the prior work.
1702                  */
1703                 if (work->crtc->fb == work->fb) {
1704                         dev_priv->display.enable_fbc(work->crtc,
1705                                                      work->interval);
1706
1707                         dev_priv->cfb_plane = to_intel_crtc(work->crtc)->plane;
1708                         dev_priv->cfb_fb = work->crtc->fb->base.id;
1709                         dev_priv->cfb_y = work->crtc->y;
1710                 }
1711
1712                 dev_priv->fbc_work = NULL;
1713         }
1714         mutex_unlock(&dev->struct_mutex);
1715
1716         kfree(work);
1717 }
1718
1719 static void intel_cancel_fbc_work(struct drm_i915_private *dev_priv)
1720 {
1721         if (dev_priv->fbc_work == NULL)
1722                 return;
1723
1724         DRM_DEBUG_KMS("cancelling pending FBC enable\n");
1725
1726         /* Synchronisation is provided by struct_mutex and checking of
1727          * dev_priv->fbc_work, so we can perform the cancellation
1728          * entirely asynchronously.
1729          */
1730         if (cancel_delayed_work(&dev_priv->fbc_work->work))
1731                 /* tasklet was killed before being run, clean up */
1732                 kfree(dev_priv->fbc_work);
1733
1734         /* Mark the work as no longer wanted so that if it does
1735          * wake-up (because the work was already running and waiting
1736          * for our mutex), it will discover that is no longer
1737          * necessary to run.
1738          */
1739         dev_priv->fbc_work = NULL;
1740 }
1741
1742 static void intel_enable_fbc(struct drm_crtc *crtc, unsigned long interval)
1743 {
1744         struct intel_fbc_work *work;
1745         struct drm_device *dev = crtc->dev;
1746         struct drm_i915_private *dev_priv = dev->dev_private;
1747
1748         if (!dev_priv->display.enable_fbc)
1749                 return;
1750
1751         intel_cancel_fbc_work(dev_priv);
1752
1753         work = kzalloc(sizeof *work, GFP_KERNEL);
1754         if (work == NULL) {
1755                 dev_priv->display.enable_fbc(crtc, interval);
1756                 return;
1757         }
1758
1759         work->crtc = crtc;
1760         work->fb = crtc->fb;
1761         work->interval = interval;
1762         INIT_DELAYED_WORK(&work->work, intel_fbc_work_fn);
1763
1764         dev_priv->fbc_work = work;
1765
1766         DRM_DEBUG_KMS("scheduling delayed FBC enable\n");
1767
1768         /* Delay the actual enabling to let pageflipping cease and the
1769          * display to settle before starting the compression. Note that
1770          * this delay also serves a second purpose: it allows for a
1771          * vblank to pass after disabling the FBC before we attempt
1772          * to modify the control registers.
1773          *
1774          * A more complicated solution would involve tracking vblanks
1775          * following the termination of the page-flipping sequence
1776          * and indeed performing the enable as a co-routine and not
1777          * waiting synchronously upon the vblank.
1778          */
1779         schedule_delayed_work(&work->work, msecs_to_jiffies(50));
1780 }
1781
1782 void intel_disable_fbc(struct drm_device *dev)
1783 {
1784         struct drm_i915_private *dev_priv = dev->dev_private;
1785
1786         intel_cancel_fbc_work(dev_priv);
1787
1788         if (!dev_priv->display.disable_fbc)
1789                 return;
1790
1791         dev_priv->display.disable_fbc(dev);
1792         dev_priv->cfb_plane = -1;
1793 }
1794
1795 /**
1796  * intel_update_fbc - enable/disable FBC as needed
1797  * @dev: the drm_device
1798  *
1799  * Set up the framebuffer compression hardware at mode set time.  We
1800  * enable it if possible:
1801  *   - plane A only (on pre-965)
1802  *   - no pixel mulitply/line duplication
1803  *   - no alpha buffer discard
1804  *   - no dual wide
1805  *   - framebuffer <= 2048 in width, 1536 in height
1806  *
1807  * We can't assume that any compression will take place (worst case),
1808  * so the compressed buffer has to be the same size as the uncompressed
1809  * one.  It also must reside (along with the line length buffer) in
1810  * stolen memory.
1811  *
1812  * We need to enable/disable FBC on a global basis.
1813  */
1814 static void intel_update_fbc(struct drm_device *dev)
1815 {
1816         struct drm_i915_private *dev_priv = dev->dev_private;
1817         struct drm_crtc *crtc = NULL, *tmp_crtc;
1818         struct intel_crtc *intel_crtc;
1819         struct drm_framebuffer *fb;
1820         struct intel_framebuffer *intel_fb;
1821         struct drm_i915_gem_object *obj;
1822         int enable_fbc;
1823
1824         DRM_DEBUG_KMS("\n");
1825
1826         if (!i915_powersave)
1827                 return;
1828
1829         if (!I915_HAS_FBC(dev))
1830                 return;
1831
1832         /*
1833          * If FBC is already on, we just have to verify that we can
1834          * keep it that way...
1835          * Need to disable if:
1836          *   - more than one pipe is active
1837          *   - changing FBC params (stride, fence, mode)
1838          *   - new fb is too large to fit in compressed buffer
1839          *   - going to an unsupported config (interlace, pixel multiply, etc.)
1840          */
1841         list_for_each_entry(tmp_crtc, &dev->mode_config.crtc_list, head) {
1842                 if (tmp_crtc->enabled && tmp_crtc->fb) {
1843                         if (crtc) {
1844                                 DRM_DEBUG_KMS("more than one pipe active, disabling compression\n");
1845                                 dev_priv->no_fbc_reason = FBC_MULTIPLE_PIPES;
1846                                 goto out_disable;
1847                         }
1848                         crtc = tmp_crtc;
1849                 }
1850         }
1851
1852         if (!crtc || crtc->fb == NULL) {
1853                 DRM_DEBUG_KMS("no output, disabling\n");
1854                 dev_priv->no_fbc_reason = FBC_NO_OUTPUT;
1855                 goto out_disable;
1856         }
1857
1858         intel_crtc = to_intel_crtc(crtc);
1859         fb = crtc->fb;
1860         intel_fb = to_intel_framebuffer(fb);
1861         obj = intel_fb->obj;
1862
1863         enable_fbc = i915_enable_fbc;
1864         if (enable_fbc < 0) {
1865                 DRM_DEBUG_KMS("fbc set to per-chip default\n");
1866                 enable_fbc = 1;
1867                 if (INTEL_INFO(dev)->gen <= 6)
1868                         enable_fbc = 0;
1869         }
1870         if (!enable_fbc) {
1871                 DRM_DEBUG_KMS("fbc disabled per module param\n");
1872                 dev_priv->no_fbc_reason = FBC_MODULE_PARAM;
1873                 goto out_disable;
1874         }
1875         if (intel_fb->obj->base.size > dev_priv->cfb_size) {
1876                 DRM_DEBUG_KMS("framebuffer too large, disabling "
1877                               "compression\n");
1878                 dev_priv->no_fbc_reason = FBC_STOLEN_TOO_SMALL;
1879                 goto out_disable;
1880         }
1881         if ((crtc->mode.flags & DRM_MODE_FLAG_INTERLACE) ||
1882             (crtc->mode.flags & DRM_MODE_FLAG_DBLSCAN)) {
1883                 DRM_DEBUG_KMS("mode incompatible with compression, "
1884                               "disabling\n");
1885                 dev_priv->no_fbc_reason = FBC_UNSUPPORTED_MODE;
1886                 goto out_disable;
1887         }
1888         if ((crtc->mode.hdisplay > 2048) ||
1889             (crtc->mode.vdisplay > 1536)) {
1890                 DRM_DEBUG_KMS("mode too large for compression, disabling\n");
1891                 dev_priv->no_fbc_reason = FBC_MODE_TOO_LARGE;
1892                 goto out_disable;
1893         }
1894         if ((IS_I915GM(dev) || IS_I945GM(dev)) && intel_crtc->plane != 0) {
1895                 DRM_DEBUG_KMS("plane not 0, disabling compression\n");
1896                 dev_priv->no_fbc_reason = FBC_BAD_PLANE;
1897                 goto out_disable;
1898         }
1899
1900         /* The use of a CPU fence is mandatory in order to detect writes
1901          * by the CPU to the scanout and trigger updates to the FBC.
1902          */
1903         if (obj->tiling_mode != I915_TILING_X ||
1904             obj->fence_reg == I915_FENCE_REG_NONE) {
1905                 DRM_DEBUG_KMS("framebuffer not tiled or fenced, disabling compression\n");
1906                 dev_priv->no_fbc_reason = FBC_NOT_TILED;
1907                 goto out_disable;
1908         }
1909
1910         /* If the kernel debugger is active, always disable compression */
1911         if (in_dbg_master())
1912                 goto out_disable;
1913
1914         /* If the scanout has not changed, don't modify the FBC settings.
1915          * Note that we make the fundamental assumption that the fb->obj
1916          * cannot be unpinned (and have its GTT offset and fence revoked)
1917          * without first being decoupled from the scanout and FBC disabled.
1918          */
1919         if (dev_priv->cfb_plane == intel_crtc->plane &&
1920             dev_priv->cfb_fb == fb->base.id &&
1921             dev_priv->cfb_y == crtc->y)
1922                 return;
1923
1924         if (intel_fbc_enabled(dev)) {
1925                 /* We update FBC along two paths, after changing fb/crtc
1926                  * configuration (modeswitching) and after page-flipping
1927                  * finishes. For the latter, we know that not only did
1928                  * we disable the FBC at the start of the page-flip
1929                  * sequence, but also more than one vblank has passed.
1930                  *
1931                  * For the former case of modeswitching, it is possible
1932                  * to switch between two FBC valid configurations
1933                  * instantaneously so we do need to disable the FBC
1934                  * before we can modify its control registers. We also
1935                  * have to wait for the next vblank for that to take
1936                  * effect. However, since we delay enabling FBC we can
1937                  * assume that a vblank has passed since disabling and
1938                  * that we can safely alter the registers in the deferred
1939                  * callback.
1940                  *
1941                  * In the scenario that we go from a valid to invalid
1942                  * and then back to valid FBC configuration we have
1943                  * no strict enforcement that a vblank occurred since
1944                  * disabling the FBC. However, along all current pipe
1945                  * disabling paths we do need to wait for a vblank at
1946                  * some point. And we wait before enabling FBC anyway.
1947                  */
1948                 DRM_DEBUG_KMS("disabling active FBC for update\n");
1949                 intel_disable_fbc(dev);
1950         }
1951
1952         intel_enable_fbc(crtc, 500);
1953         return;
1954
1955 out_disable:
1956         /* Multiple disables should be harmless */
1957         if (intel_fbc_enabled(dev)) {
1958                 DRM_DEBUG_KMS("unsupported config, disabling FBC\n");
1959                 intel_disable_fbc(dev);
1960         }
1961 }
1962
1963 int
1964 intel_pin_and_fence_fb_obj(struct drm_device *dev,
1965                            struct drm_i915_gem_object *obj,
1966                            struct intel_ring_buffer *pipelined)
1967 {
1968         struct drm_i915_private *dev_priv = dev->dev_private;
1969         u32 alignment;
1970         int ret;
1971
1972         switch (obj->tiling_mode) {
1973         case I915_TILING_NONE:
1974                 if (IS_BROADWATER(dev) || IS_CRESTLINE(dev))
1975                         alignment = 128 * 1024;
1976                 else if (INTEL_INFO(dev)->gen >= 4)
1977                         alignment = 4 * 1024;
1978                 else
1979                         alignment = 64 * 1024;
1980                 break;
1981         case I915_TILING_X:
1982                 /* pin() will align the object as required by fence */
1983                 alignment = 0;
1984                 break;
1985         case I915_TILING_Y:
1986                 /* FIXME: Is this true? */
1987                 DRM_ERROR("Y tiled not allowed for scan out buffers\n");
1988                 return -EINVAL;
1989         default:
1990                 BUG();
1991         }
1992
1993         dev_priv->mm.interruptible = false;
1994         ret = i915_gem_object_pin_to_display_plane(obj, alignment, pipelined);
1995         if (ret)
1996                 goto err_interruptible;
1997
1998         /* Install a fence for tiled scan-out. Pre-i965 always needs a
1999          * fence, whereas 965+ only requires a fence if using
2000          * framebuffer compression.  For simplicity, we always install
2001          * a fence as the cost is not that onerous.
2002          */
2003         if (obj->tiling_mode != I915_TILING_NONE) {
2004                 ret = i915_gem_object_get_fence(obj, pipelined);
2005                 if (ret)
2006                         goto err_unpin;
2007         }
2008
2009         dev_priv->mm.interruptible = true;
2010         return 0;
2011
2012 err_unpin:
2013         i915_gem_object_unpin(obj);
2014 err_interruptible:
2015         dev_priv->mm.interruptible = true;
2016         return ret;
2017 }
2018
2019 static int i9xx_update_plane(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2020                              int x, int y)
2021 {
2022         struct drm_device *dev = crtc->dev;
2023         struct drm_i915_private *dev_priv = dev->dev_private;
2024         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2025         struct intel_framebuffer *intel_fb;
2026         struct drm_i915_gem_object *obj;
2027         int plane = intel_crtc->plane;
2028         unsigned long Start, Offset;
2029         u32 dspcntr;
2030         u32 reg;
2031
2032         switch (plane) {
2033         case 0:
2034         case 1:
2035                 break;
2036         default:
2037                 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2038                 return -EINVAL;
2039         }
2040
2041         intel_fb = to_intel_framebuffer(fb);
2042         obj = intel_fb->obj;
2043
2044         reg = DSPCNTR(plane);
2045         dspcntr = I915_READ(reg);
2046         /* Mask out pixel format bits in case we change it */
2047         dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2048         switch (fb->bits_per_pixel) {
2049         case 8:
2050                 dspcntr |= DISPPLANE_8BPP;
2051                 break;
2052         case 16:
2053                 if (fb->depth == 15)
2054                         dspcntr |= DISPPLANE_15_16BPP;
2055                 else
2056                         dspcntr |= DISPPLANE_16BPP;
2057                 break;
2058         case 24:
2059         case 32:
2060                 dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2061                 break;
2062         default:
2063                 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
2064                 return -EINVAL;
2065         }
2066         if (INTEL_INFO(dev)->gen >= 4) {
2067                 if (obj->tiling_mode != I915_TILING_NONE)
2068                         dspcntr |= DISPPLANE_TILED;
2069                 else
2070                         dspcntr &= ~DISPPLANE_TILED;
2071         }
2072
2073         I915_WRITE(reg, dspcntr);
2074
2075         Start = obj->gtt_offset;
2076         Offset = y * fb->pitch + x * (fb->bits_per_pixel / 8);
2077
2078         DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2079                       Start, Offset, x, y, fb->pitch);
2080         I915_WRITE(DSPSTRIDE(plane), fb->pitch);
2081         if (INTEL_INFO(dev)->gen >= 4) {
2082                 I915_WRITE(DSPSURF(plane), Start);
2083                 I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2084                 I915_WRITE(DSPADDR(plane), Offset);
2085         } else
2086                 I915_WRITE(DSPADDR(plane), Start + Offset);
2087         POSTING_READ(reg);
2088
2089         return 0;
2090 }
2091
2092 static int ironlake_update_plane(struct drm_crtc *crtc,
2093                                  struct drm_framebuffer *fb, int x, int y)
2094 {
2095         struct drm_device *dev = crtc->dev;
2096         struct drm_i915_private *dev_priv = dev->dev_private;
2097         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2098         struct intel_framebuffer *intel_fb;
2099         struct drm_i915_gem_object *obj;
2100         int plane = intel_crtc->plane;
2101         unsigned long Start, Offset;
2102         u32 dspcntr;
2103         u32 reg;
2104
2105         switch (plane) {
2106         case 0:
2107         case 1:
2108         case 2:
2109                 break;
2110         default:
2111                 DRM_ERROR("Can't update plane %d in SAREA\n", plane);
2112                 return -EINVAL;
2113         }
2114
2115         intel_fb = to_intel_framebuffer(fb);
2116         obj = intel_fb->obj;
2117
2118         reg = DSPCNTR(plane);
2119         dspcntr = I915_READ(reg);
2120         /* Mask out pixel format bits in case we change it */
2121         dspcntr &= ~DISPPLANE_PIXFORMAT_MASK;
2122         switch (fb->bits_per_pixel) {
2123         case 8:
2124                 dspcntr |= DISPPLANE_8BPP;
2125                 break;
2126         case 16:
2127                 if (fb->depth != 16)
2128                         return -EINVAL;
2129
2130                 dspcntr |= DISPPLANE_16BPP;
2131                 break;
2132         case 24:
2133         case 32:
2134                 if (fb->depth == 24)
2135                         dspcntr |= DISPPLANE_32BPP_NO_ALPHA;
2136                 else if (fb->depth == 30)
2137                         dspcntr |= DISPPLANE_32BPP_30BIT_NO_ALPHA;
2138                 else
2139                         return -EINVAL;
2140                 break;
2141         default:
2142                 DRM_ERROR("Unknown color depth %d\n", fb->bits_per_pixel);
2143                 return -EINVAL;
2144         }
2145
2146         if (obj->tiling_mode != I915_TILING_NONE)
2147                 dspcntr |= DISPPLANE_TILED;
2148         else
2149                 dspcntr &= ~DISPPLANE_TILED;
2150
2151         /* must disable */
2152         dspcntr |= DISPPLANE_TRICKLE_FEED_DISABLE;
2153
2154         I915_WRITE(reg, dspcntr);
2155
2156         Start = obj->gtt_offset;
2157         Offset = y * fb->pitch + x * (fb->bits_per_pixel / 8);
2158
2159         DRM_DEBUG_KMS("Writing base %08lX %08lX %d %d %d\n",
2160                       Start, Offset, x, y, fb->pitch);
2161         I915_WRITE(DSPSTRIDE(plane), fb->pitch);
2162         I915_WRITE(DSPSURF(plane), Start);
2163         I915_WRITE(DSPTILEOFF(plane), (y << 16) | x);
2164         I915_WRITE(DSPADDR(plane), Offset);
2165         POSTING_READ(reg);
2166
2167         return 0;
2168 }
2169
2170 /* Assume fb object is pinned & idle & fenced and just update base pointers */
2171 static int
2172 intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct drm_framebuffer *fb,
2173                            int x, int y, enum mode_set_atomic state)
2174 {
2175         struct drm_device *dev = crtc->dev;
2176         struct drm_i915_private *dev_priv = dev->dev_private;
2177         int ret;
2178
2179         ret = dev_priv->display.update_plane(crtc, fb, x, y);
2180         if (ret)
2181                 return ret;
2182
2183         intel_update_fbc(dev);
2184         intel_increase_pllclock(crtc);
2185
2186         return 0;
2187 }
2188
2189 static int
2190 intel_finish_fb(struct drm_framebuffer *old_fb)
2191 {
2192         struct drm_i915_gem_object *obj = to_intel_framebuffer(old_fb)->obj;
2193         struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
2194         bool was_interruptible = dev_priv->mm.interruptible;
2195         int ret;
2196
2197         wait_event(dev_priv->pending_flip_queue,
2198                    atomic_read(&dev_priv->mm.wedged) ||
2199                    atomic_read(&obj->pending_flip) == 0);
2200
2201         /* Big Hammer, we also need to ensure that any pending
2202          * MI_WAIT_FOR_EVENT inside a user batch buffer on the
2203          * current scanout is retired before unpinning the old
2204          * framebuffer.
2205          *
2206          * This should only fail upon a hung GPU, in which case we
2207          * can safely continue.
2208          */
2209         dev_priv->mm.interruptible = false;
2210         ret = i915_gem_object_finish_gpu(obj);
2211         dev_priv->mm.interruptible = was_interruptible;
2212
2213         return ret;
2214 }
2215
2216 static int
2217 intel_pipe_set_base(struct drm_crtc *crtc, int x, int y,
2218                     struct drm_framebuffer *old_fb)
2219 {
2220         struct drm_device *dev = crtc->dev;
2221         struct drm_i915_master_private *master_priv;
2222         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2223         int ret;
2224
2225         /* no fb bound */
2226         if (!crtc->fb) {
2227                 DRM_ERROR("No FB bound\n");
2228                 return 0;
2229         }
2230
2231         switch (intel_crtc->plane) {
2232         case 0:
2233         case 1:
2234                 break;
2235         case 2:
2236                 if (IS_IVYBRIDGE(dev))
2237                         break;
2238                 /* fall through otherwise */
2239         default:
2240                 DRM_ERROR("no plane for crtc\n");
2241                 return -EINVAL;
2242         }
2243
2244         mutex_lock(&dev->struct_mutex);
2245         ret = intel_pin_and_fence_fb_obj(dev,
2246                                          to_intel_framebuffer(crtc->fb)->obj,
2247                                          NULL);
2248         if (ret != 0) {
2249                 mutex_unlock(&dev->struct_mutex);
2250                 DRM_ERROR("pin & fence failed\n");
2251                 return ret;
2252         }
2253
2254         if (old_fb)
2255                 intel_finish_fb(old_fb);
2256
2257         ret = intel_pipe_set_base_atomic(crtc, crtc->fb, x, y,
2258                                          LEAVE_ATOMIC_MODE_SET);
2259         if (ret) {
2260                 i915_gem_object_unpin(to_intel_framebuffer(crtc->fb)->obj);
2261                 mutex_unlock(&dev->struct_mutex);
2262                 DRM_ERROR("failed to update base address\n");
2263                 return ret;
2264         }
2265
2266         if (old_fb) {
2267                 intel_wait_for_vblank(dev, intel_crtc->pipe);
2268                 i915_gem_object_unpin(to_intel_framebuffer(old_fb)->obj);
2269         }
2270
2271         mutex_unlock(&dev->struct_mutex);
2272
2273         if (!dev->primary->master)
2274                 return 0;
2275
2276         master_priv = dev->primary->master->driver_priv;
2277         if (!master_priv->sarea_priv)
2278                 return 0;
2279
2280         if (intel_crtc->pipe) {
2281                 master_priv->sarea_priv->pipeB_x = x;
2282                 master_priv->sarea_priv->pipeB_y = y;
2283         } else {
2284                 master_priv->sarea_priv->pipeA_x = x;
2285                 master_priv->sarea_priv->pipeA_y = y;
2286         }
2287
2288         return 0;
2289 }
2290
2291 static void ironlake_set_pll_edp(struct drm_crtc *crtc, int clock)
2292 {
2293         struct drm_device *dev = crtc->dev;
2294         struct drm_i915_private *dev_priv = dev->dev_private;
2295         u32 dpa_ctl;
2296
2297         DRM_DEBUG_KMS("eDP PLL enable for clock %d\n", clock);
2298         dpa_ctl = I915_READ(DP_A);
2299         dpa_ctl &= ~DP_PLL_FREQ_MASK;
2300
2301         if (clock < 200000) {
2302                 u32 temp;
2303                 dpa_ctl |= DP_PLL_FREQ_160MHZ;
2304                 /* workaround for 160Mhz:
2305                    1) program 0x4600c bits 15:0 = 0x8124
2306                    2) program 0x46010 bit 0 = 1
2307                    3) program 0x46034 bit 24 = 1
2308                    4) program 0x64000 bit 14 = 1
2309                    */
2310                 temp = I915_READ(0x4600c);
2311                 temp &= 0xffff0000;
2312                 I915_WRITE(0x4600c, temp | 0x8124);
2313
2314                 temp = I915_READ(0x46010);
2315                 I915_WRITE(0x46010, temp | 1);
2316
2317                 temp = I915_READ(0x46034);
2318                 I915_WRITE(0x46034, temp | (1 << 24));
2319         } else {
2320                 dpa_ctl |= DP_PLL_FREQ_270MHZ;
2321         }
2322         I915_WRITE(DP_A, dpa_ctl);
2323
2324         POSTING_READ(DP_A);
2325         udelay(500);
2326 }
2327
2328 static void intel_fdi_normal_train(struct drm_crtc *crtc)
2329 {
2330         struct drm_device *dev = crtc->dev;
2331         struct drm_i915_private *dev_priv = dev->dev_private;
2332         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2333         int pipe = intel_crtc->pipe;
2334         u32 reg, temp;
2335
2336         /* enable normal train */
2337         reg = FDI_TX_CTL(pipe);
2338         temp = I915_READ(reg);
2339         if (IS_IVYBRIDGE(dev)) {
2340                 temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2341                 temp |= FDI_LINK_TRAIN_NONE_IVB | FDI_TX_ENHANCE_FRAME_ENABLE;
2342         } else {
2343                 temp &= ~FDI_LINK_TRAIN_NONE;
2344                 temp |= FDI_LINK_TRAIN_NONE | FDI_TX_ENHANCE_FRAME_ENABLE;
2345         }
2346         I915_WRITE(reg, temp);
2347
2348         reg = FDI_RX_CTL(pipe);
2349         temp = I915_READ(reg);
2350         if (HAS_PCH_CPT(dev)) {
2351                 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2352                 temp |= FDI_LINK_TRAIN_NORMAL_CPT;
2353         } else {
2354                 temp &= ~FDI_LINK_TRAIN_NONE;
2355                 temp |= FDI_LINK_TRAIN_NONE;
2356         }
2357         I915_WRITE(reg, temp | FDI_RX_ENHANCE_FRAME_ENABLE);
2358
2359         /* wait one idle pattern time */
2360         POSTING_READ(reg);
2361         udelay(1000);
2362
2363         /* IVB wants error correction enabled */
2364         if (IS_IVYBRIDGE(dev))
2365                 I915_WRITE(reg, I915_READ(reg) | FDI_FS_ERRC_ENABLE |
2366                            FDI_FE_ERRC_ENABLE);
2367 }
2368
2369 static void cpt_phase_pointer_enable(struct drm_device *dev, int pipe)
2370 {
2371         struct drm_i915_private *dev_priv = dev->dev_private;
2372         u32 flags = I915_READ(SOUTH_CHICKEN1);
2373
2374         flags |= FDI_PHASE_SYNC_OVR(pipe);
2375         I915_WRITE(SOUTH_CHICKEN1, flags); /* once to unlock... */
2376         flags |= FDI_PHASE_SYNC_EN(pipe);
2377         I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to enable */
2378         POSTING_READ(SOUTH_CHICKEN1);
2379 }
2380
2381 /* The FDI link training functions for ILK/Ibexpeak. */
2382 static void ironlake_fdi_link_train(struct drm_crtc *crtc)
2383 {
2384         struct drm_device *dev = crtc->dev;
2385         struct drm_i915_private *dev_priv = dev->dev_private;
2386         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2387         int pipe = intel_crtc->pipe;
2388         int plane = intel_crtc->plane;
2389         u32 reg, temp, tries;
2390
2391         /* FDI needs bits from pipe & plane first */
2392         assert_pipe_enabled(dev_priv, pipe);
2393         assert_plane_enabled(dev_priv, plane);
2394
2395         /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2396            for train result */
2397         reg = FDI_RX_IMR(pipe);
2398         temp = I915_READ(reg);
2399         temp &= ~FDI_RX_SYMBOL_LOCK;
2400         temp &= ~FDI_RX_BIT_LOCK;
2401         I915_WRITE(reg, temp);
2402         I915_READ(reg);
2403         udelay(150);
2404
2405         /* enable CPU FDI TX and PCH FDI RX */
2406         reg = FDI_TX_CTL(pipe);
2407         temp = I915_READ(reg);
2408         temp &= ~(7 << 19);
2409         temp |= (intel_crtc->fdi_lanes - 1) << 19;
2410         temp &= ~FDI_LINK_TRAIN_NONE;
2411         temp |= FDI_LINK_TRAIN_PATTERN_1;
2412         I915_WRITE(reg, temp | FDI_TX_ENABLE);
2413
2414         reg = FDI_RX_CTL(pipe);
2415         temp = I915_READ(reg);
2416         temp &= ~FDI_LINK_TRAIN_NONE;
2417         temp |= FDI_LINK_TRAIN_PATTERN_1;
2418         I915_WRITE(reg, temp | FDI_RX_ENABLE);
2419
2420         POSTING_READ(reg);
2421         udelay(150);
2422
2423         /* Ironlake workaround, enable clock pointer after FDI enable*/
2424         if (HAS_PCH_IBX(dev)) {
2425                 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2426                 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR |
2427                            FDI_RX_PHASE_SYNC_POINTER_EN);
2428         }
2429
2430         reg = FDI_RX_IIR(pipe);
2431         for (tries = 0; tries < 5; tries++) {
2432                 temp = I915_READ(reg);
2433                 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2434
2435                 if ((temp & FDI_RX_BIT_LOCK)) {
2436                         DRM_DEBUG_KMS("FDI train 1 done.\n");
2437                         I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2438                         break;
2439                 }
2440         }
2441         if (tries == 5)
2442                 DRM_ERROR("FDI train 1 fail!\n");
2443
2444         /* Train 2 */
2445         reg = FDI_TX_CTL(pipe);
2446         temp = I915_READ(reg);
2447         temp &= ~FDI_LINK_TRAIN_NONE;
2448         temp |= FDI_LINK_TRAIN_PATTERN_2;
2449         I915_WRITE(reg, temp);
2450
2451         reg = FDI_RX_CTL(pipe);
2452         temp = I915_READ(reg);
2453         temp &= ~FDI_LINK_TRAIN_NONE;
2454         temp |= FDI_LINK_TRAIN_PATTERN_2;
2455         I915_WRITE(reg, temp);
2456
2457         POSTING_READ(reg);
2458         udelay(150);
2459
2460         reg = FDI_RX_IIR(pipe);
2461         for (tries = 0; tries < 5; tries++) {
2462                 temp = I915_READ(reg);
2463                 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2464
2465                 if (temp & FDI_RX_SYMBOL_LOCK) {
2466                         I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2467                         DRM_DEBUG_KMS("FDI train 2 done.\n");
2468                         break;
2469                 }
2470         }
2471         if (tries == 5)
2472                 DRM_ERROR("FDI train 2 fail!\n");
2473
2474         DRM_DEBUG_KMS("FDI train done\n");
2475
2476 }
2477
2478 static const int snb_b_fdi_train_param[] = {
2479         FDI_LINK_TRAIN_400MV_0DB_SNB_B,
2480         FDI_LINK_TRAIN_400MV_6DB_SNB_B,
2481         FDI_LINK_TRAIN_600MV_3_5DB_SNB_B,
2482         FDI_LINK_TRAIN_800MV_0DB_SNB_B,
2483 };
2484
2485 /* The FDI link training functions for SNB/Cougarpoint. */
2486 static void gen6_fdi_link_train(struct drm_crtc *crtc)
2487 {
2488         struct drm_device *dev = crtc->dev;
2489         struct drm_i915_private *dev_priv = dev->dev_private;
2490         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2491         int pipe = intel_crtc->pipe;
2492         u32 reg, temp, i;
2493
2494         /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2495            for train result */
2496         reg = FDI_RX_IMR(pipe);
2497         temp = I915_READ(reg);
2498         temp &= ~FDI_RX_SYMBOL_LOCK;
2499         temp &= ~FDI_RX_BIT_LOCK;
2500         I915_WRITE(reg, temp);
2501
2502         POSTING_READ(reg);
2503         udelay(150);
2504
2505         /* enable CPU FDI TX and PCH FDI RX */
2506         reg = FDI_TX_CTL(pipe);
2507         temp = I915_READ(reg);
2508         temp &= ~(7 << 19);
2509         temp |= (intel_crtc->fdi_lanes - 1) << 19;
2510         temp &= ~FDI_LINK_TRAIN_NONE;
2511         temp |= FDI_LINK_TRAIN_PATTERN_1;
2512         temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2513         /* SNB-B */
2514         temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2515         I915_WRITE(reg, temp | FDI_TX_ENABLE);
2516
2517         reg = FDI_RX_CTL(pipe);
2518         temp = I915_READ(reg);
2519         if (HAS_PCH_CPT(dev)) {
2520                 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2521                 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2522         } else {
2523                 temp &= ~FDI_LINK_TRAIN_NONE;
2524                 temp |= FDI_LINK_TRAIN_PATTERN_1;
2525         }
2526         I915_WRITE(reg, temp | FDI_RX_ENABLE);
2527
2528         POSTING_READ(reg);
2529         udelay(150);
2530
2531         if (HAS_PCH_CPT(dev))
2532                 cpt_phase_pointer_enable(dev, pipe);
2533
2534         for (i = 0; i < 4; i++) {
2535                 reg = FDI_TX_CTL(pipe);
2536                 temp = I915_READ(reg);
2537                 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2538                 temp |= snb_b_fdi_train_param[i];
2539                 I915_WRITE(reg, temp);
2540
2541                 POSTING_READ(reg);
2542                 udelay(500);
2543
2544                 reg = FDI_RX_IIR(pipe);
2545                 temp = I915_READ(reg);
2546                 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2547
2548                 if (temp & FDI_RX_BIT_LOCK) {
2549                         I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2550                         DRM_DEBUG_KMS("FDI train 1 done.\n");
2551                         break;
2552                 }
2553         }
2554         if (i == 4)
2555                 DRM_ERROR("FDI train 1 fail!\n");
2556
2557         /* Train 2 */
2558         reg = FDI_TX_CTL(pipe);
2559         temp = I915_READ(reg);
2560         temp &= ~FDI_LINK_TRAIN_NONE;
2561         temp |= FDI_LINK_TRAIN_PATTERN_2;
2562         if (IS_GEN6(dev)) {
2563                 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2564                 /* SNB-B */
2565                 temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2566         }
2567         I915_WRITE(reg, temp);
2568
2569         reg = FDI_RX_CTL(pipe);
2570         temp = I915_READ(reg);
2571         if (HAS_PCH_CPT(dev)) {
2572                 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2573                 temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2574         } else {
2575                 temp &= ~FDI_LINK_TRAIN_NONE;
2576                 temp |= FDI_LINK_TRAIN_PATTERN_2;
2577         }
2578         I915_WRITE(reg, temp);
2579
2580         POSTING_READ(reg);
2581         udelay(150);
2582
2583         for (i = 0; i < 4; i++) {
2584                 reg = FDI_TX_CTL(pipe);
2585                 temp = I915_READ(reg);
2586                 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2587                 temp |= snb_b_fdi_train_param[i];
2588                 I915_WRITE(reg, temp);
2589
2590                 POSTING_READ(reg);
2591                 udelay(500);
2592
2593                 reg = FDI_RX_IIR(pipe);
2594                 temp = I915_READ(reg);
2595                 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2596
2597                 if (temp & FDI_RX_SYMBOL_LOCK) {
2598                         I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2599                         DRM_DEBUG_KMS("FDI train 2 done.\n");
2600                         break;
2601                 }
2602         }
2603         if (i == 4)
2604                 DRM_ERROR("FDI train 2 fail!\n");
2605
2606         DRM_DEBUG_KMS("FDI train done.\n");
2607 }
2608
2609 /* Manual link training for Ivy Bridge A0 parts */
2610 static void ivb_manual_fdi_link_train(struct drm_crtc *crtc)
2611 {
2612         struct drm_device *dev = crtc->dev;
2613         struct drm_i915_private *dev_priv = dev->dev_private;
2614         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2615         int pipe = intel_crtc->pipe;
2616         u32 reg, temp, i;
2617
2618         /* Train 1: umask FDI RX Interrupt symbol_lock and bit_lock bit
2619            for train result */
2620         reg = FDI_RX_IMR(pipe);
2621         temp = I915_READ(reg);
2622         temp &= ~FDI_RX_SYMBOL_LOCK;
2623         temp &= ~FDI_RX_BIT_LOCK;
2624         I915_WRITE(reg, temp);
2625
2626         POSTING_READ(reg);
2627         udelay(150);
2628
2629         /* enable CPU FDI TX and PCH FDI RX */
2630         reg = FDI_TX_CTL(pipe);
2631         temp = I915_READ(reg);
2632         temp &= ~(7 << 19);
2633         temp |= (intel_crtc->fdi_lanes - 1) << 19;
2634         temp &= ~(FDI_LINK_TRAIN_AUTO | FDI_LINK_TRAIN_NONE_IVB);
2635         temp |= FDI_LINK_TRAIN_PATTERN_1_IVB;
2636         temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2637         temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2638         temp |= FDI_COMPOSITE_SYNC;
2639         I915_WRITE(reg, temp | FDI_TX_ENABLE);
2640
2641         reg = FDI_RX_CTL(pipe);
2642         temp = I915_READ(reg);
2643         temp &= ~FDI_LINK_TRAIN_AUTO;
2644         temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2645         temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2646         temp |= FDI_COMPOSITE_SYNC;
2647         I915_WRITE(reg, temp | FDI_RX_ENABLE);
2648
2649         POSTING_READ(reg);
2650         udelay(150);
2651
2652         if (HAS_PCH_CPT(dev))
2653                 cpt_phase_pointer_enable(dev, pipe);
2654
2655         for (i = 0; i < 4; i++) {
2656                 reg = FDI_TX_CTL(pipe);
2657                 temp = I915_READ(reg);
2658                 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2659                 temp |= snb_b_fdi_train_param[i];
2660                 I915_WRITE(reg, temp);
2661
2662                 POSTING_READ(reg);
2663                 udelay(500);
2664
2665                 reg = FDI_RX_IIR(pipe);
2666                 temp = I915_READ(reg);
2667                 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2668
2669                 if (temp & FDI_RX_BIT_LOCK ||
2670                     (I915_READ(reg) & FDI_RX_BIT_LOCK)) {
2671                         I915_WRITE(reg, temp | FDI_RX_BIT_LOCK);
2672                         DRM_DEBUG_KMS("FDI train 1 done.\n");
2673                         break;
2674                 }
2675         }
2676         if (i == 4)
2677                 DRM_ERROR("FDI train 1 fail!\n");
2678
2679         /* Train 2 */
2680         reg = FDI_TX_CTL(pipe);
2681         temp = I915_READ(reg);
2682         temp &= ~FDI_LINK_TRAIN_NONE_IVB;
2683         temp |= FDI_LINK_TRAIN_PATTERN_2_IVB;
2684         temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2685         temp |= FDI_LINK_TRAIN_400MV_0DB_SNB_B;
2686         I915_WRITE(reg, temp);
2687
2688         reg = FDI_RX_CTL(pipe);
2689         temp = I915_READ(reg);
2690         temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2691         temp |= FDI_LINK_TRAIN_PATTERN_2_CPT;
2692         I915_WRITE(reg, temp);
2693
2694         POSTING_READ(reg);
2695         udelay(150);
2696
2697         for (i = 0; i < 4; i++) {
2698                 reg = FDI_TX_CTL(pipe);
2699                 temp = I915_READ(reg);
2700                 temp &= ~FDI_LINK_TRAIN_VOL_EMP_MASK;
2701                 temp |= snb_b_fdi_train_param[i];
2702                 I915_WRITE(reg, temp);
2703
2704                 POSTING_READ(reg);
2705                 udelay(500);
2706
2707                 reg = FDI_RX_IIR(pipe);
2708                 temp = I915_READ(reg);
2709                 DRM_DEBUG_KMS("FDI_RX_IIR 0x%x\n", temp);
2710
2711                 if (temp & FDI_RX_SYMBOL_LOCK) {
2712                         I915_WRITE(reg, temp | FDI_RX_SYMBOL_LOCK);
2713                         DRM_DEBUG_KMS("FDI train 2 done.\n");
2714                         break;
2715                 }
2716         }
2717         if (i == 4)
2718                 DRM_ERROR("FDI train 2 fail!\n");
2719
2720         DRM_DEBUG_KMS("FDI train done.\n");
2721 }
2722
2723 static void ironlake_fdi_pll_enable(struct drm_crtc *crtc)
2724 {
2725         struct drm_device *dev = crtc->dev;
2726         struct drm_i915_private *dev_priv = dev->dev_private;
2727         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2728         int pipe = intel_crtc->pipe;
2729         u32 reg, temp;
2730
2731         /* Write the TU size bits so error detection works */
2732         I915_WRITE(FDI_RX_TUSIZE1(pipe),
2733                    I915_READ(PIPE_DATA_M1(pipe)) & TU_SIZE_MASK);
2734
2735         /* enable PCH FDI RX PLL, wait warmup plus DMI latency */
2736         reg = FDI_RX_CTL(pipe);
2737         temp = I915_READ(reg);
2738         temp &= ~((0x7 << 19) | (0x7 << 16));
2739         temp |= (intel_crtc->fdi_lanes - 1) << 19;
2740         temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2741         I915_WRITE(reg, temp | FDI_RX_PLL_ENABLE);
2742
2743         POSTING_READ(reg);
2744         udelay(200);
2745
2746         /* Switch from Rawclk to PCDclk */
2747         temp = I915_READ(reg);
2748         I915_WRITE(reg, temp | FDI_PCDCLK);
2749
2750         POSTING_READ(reg);
2751         udelay(200);
2752
2753         /* Enable CPU FDI TX PLL, always on for Ironlake */
2754         reg = FDI_TX_CTL(pipe);
2755         temp = I915_READ(reg);
2756         if ((temp & FDI_TX_PLL_ENABLE) == 0) {
2757                 I915_WRITE(reg, temp | FDI_TX_PLL_ENABLE);
2758
2759                 POSTING_READ(reg);
2760                 udelay(100);
2761         }
2762 }
2763
2764 static void cpt_phase_pointer_disable(struct drm_device *dev, int pipe)
2765 {
2766         struct drm_i915_private *dev_priv = dev->dev_private;
2767         u32 flags = I915_READ(SOUTH_CHICKEN1);
2768
2769         flags &= ~(FDI_PHASE_SYNC_EN(pipe));
2770         I915_WRITE(SOUTH_CHICKEN1, flags); /* once to disable... */
2771         flags &= ~(FDI_PHASE_SYNC_OVR(pipe));
2772         I915_WRITE(SOUTH_CHICKEN1, flags); /* then again to lock */
2773         POSTING_READ(SOUTH_CHICKEN1);
2774 }
2775 static void ironlake_fdi_disable(struct drm_crtc *crtc)
2776 {
2777         struct drm_device *dev = crtc->dev;
2778         struct drm_i915_private *dev_priv = dev->dev_private;
2779         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2780         int pipe = intel_crtc->pipe;
2781         u32 reg, temp;
2782
2783         /* disable CPU FDI tx and PCH FDI rx */
2784         reg = FDI_TX_CTL(pipe);
2785         temp = I915_READ(reg);
2786         I915_WRITE(reg, temp & ~FDI_TX_ENABLE);
2787         POSTING_READ(reg);
2788
2789         reg = FDI_RX_CTL(pipe);
2790         temp = I915_READ(reg);
2791         temp &= ~(0x7 << 16);
2792         temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2793         I915_WRITE(reg, temp & ~FDI_RX_ENABLE);
2794
2795         POSTING_READ(reg);
2796         udelay(100);
2797
2798         /* Ironlake workaround, disable clock pointer after downing FDI */
2799         if (HAS_PCH_IBX(dev)) {
2800                 I915_WRITE(FDI_RX_CHICKEN(pipe), FDI_RX_PHASE_SYNC_POINTER_OVR);
2801                 I915_WRITE(FDI_RX_CHICKEN(pipe),
2802                            I915_READ(FDI_RX_CHICKEN(pipe) &
2803                                      ~FDI_RX_PHASE_SYNC_POINTER_EN));
2804         } else if (HAS_PCH_CPT(dev)) {
2805                 cpt_phase_pointer_disable(dev, pipe);
2806         }
2807
2808         /* still set train pattern 1 */
2809         reg = FDI_TX_CTL(pipe);
2810         temp = I915_READ(reg);
2811         temp &= ~FDI_LINK_TRAIN_NONE;
2812         temp |= FDI_LINK_TRAIN_PATTERN_1;
2813         I915_WRITE(reg, temp);
2814
2815         reg = FDI_RX_CTL(pipe);
2816         temp = I915_READ(reg);
2817         if (HAS_PCH_CPT(dev)) {
2818                 temp &= ~FDI_LINK_TRAIN_PATTERN_MASK_CPT;
2819                 temp |= FDI_LINK_TRAIN_PATTERN_1_CPT;
2820         } else {
2821                 temp &= ~FDI_LINK_TRAIN_NONE;
2822                 temp |= FDI_LINK_TRAIN_PATTERN_1;
2823         }
2824         /* BPC in FDI rx is consistent with that in PIPECONF */
2825         temp &= ~(0x07 << 16);
2826         temp |= (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) << 11;
2827         I915_WRITE(reg, temp);
2828
2829         POSTING_READ(reg);
2830         udelay(100);
2831 }
2832
2833 /*
2834  * When we disable a pipe, we need to clear any pending scanline wait events
2835  * to avoid hanging the ring, which we assume we are waiting on.
2836  */
2837 static void intel_clear_scanline_wait(struct drm_device *dev)
2838 {
2839         struct drm_i915_private *dev_priv = dev->dev_private;
2840         struct intel_ring_buffer *ring;
2841         u32 tmp;
2842
2843         if (IS_GEN2(dev))
2844                 /* Can't break the hang on i8xx */
2845                 return;
2846
2847         ring = LP_RING(dev_priv);
2848         tmp = I915_READ_CTL(ring);
2849         if (tmp & RING_WAIT)
2850                 I915_WRITE_CTL(ring, tmp);
2851 }
2852
2853 static void intel_crtc_wait_for_pending_flips(struct drm_crtc *crtc)
2854 {
2855         struct drm_i915_gem_object *obj;
2856         struct drm_i915_private *dev_priv;
2857
2858         if (crtc->fb == NULL)
2859                 return;
2860
2861         obj = to_intel_framebuffer(crtc->fb)->obj;
2862         dev_priv = crtc->dev->dev_private;
2863         wait_event(dev_priv->pending_flip_queue,
2864                    atomic_read(&obj->pending_flip) == 0);
2865 }
2866
2867 static bool intel_crtc_driving_pch(struct drm_crtc *crtc)
2868 {
2869         struct drm_device *dev = crtc->dev;
2870         struct drm_mode_config *mode_config = &dev->mode_config;
2871         struct intel_encoder *encoder;
2872
2873         /*
2874          * If there's a non-PCH eDP on this crtc, it must be DP_A, and that
2875          * must be driven by its own crtc; no sharing is possible.
2876          */
2877         list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
2878                 if (encoder->base.crtc != crtc)
2879                         continue;
2880
2881                 switch (encoder->type) {
2882                 case INTEL_OUTPUT_EDP:
2883                         if (!intel_encoder_is_pch_edp(&encoder->base))
2884                                 return false;
2885                         continue;
2886                 }
2887         }
2888
2889         return true;
2890 }
2891
2892 /*
2893  * Enable PCH resources required for PCH ports:
2894  *   - PCH PLLs
2895  *   - FDI training & RX/TX
2896  *   - update transcoder timings
2897  *   - DP transcoding bits
2898  *   - transcoder
2899  */
2900 static void ironlake_pch_enable(struct drm_crtc *crtc)
2901 {
2902         struct drm_device *dev = crtc->dev;
2903         struct drm_i915_private *dev_priv = dev->dev_private;
2904         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
2905         int pipe = intel_crtc->pipe;
2906         u32 reg, temp, transc_sel;
2907
2908         /* For PCH output, training FDI link */
2909         dev_priv->display.fdi_link_train(crtc);
2910
2911         intel_enable_pch_pll(dev_priv, pipe);
2912
2913         if (HAS_PCH_CPT(dev)) {
2914                 transc_sel = intel_crtc->use_pll_a ? TRANSC_DPLLA_SEL :
2915                         TRANSC_DPLLB_SEL;
2916
2917                 /* Be sure PCH DPLL SEL is set */
2918                 temp = I915_READ(PCH_DPLL_SEL);
2919                 if (pipe == 0) {
2920                         temp &= ~(TRANSA_DPLLB_SEL);
2921                         temp |= (TRANSA_DPLL_ENABLE | TRANSA_DPLLA_SEL);
2922                 } else if (pipe == 1) {
2923                         temp &= ~(TRANSB_DPLLB_SEL);
2924                         temp |= (TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
2925                 } else if (pipe == 2) {
2926                         temp &= ~(TRANSC_DPLLB_SEL);
2927                         temp |= (TRANSC_DPLL_ENABLE | transc_sel);
2928                 }
2929                 I915_WRITE(PCH_DPLL_SEL, temp);
2930         }
2931
2932         /* set transcoder timing, panel must allow it */
2933         assert_panel_unlocked(dev_priv, pipe);
2934         I915_WRITE(TRANS_HTOTAL(pipe), I915_READ(HTOTAL(pipe)));
2935         I915_WRITE(TRANS_HBLANK(pipe), I915_READ(HBLANK(pipe)));
2936         I915_WRITE(TRANS_HSYNC(pipe),  I915_READ(HSYNC(pipe)));
2937
2938         I915_WRITE(TRANS_VTOTAL(pipe), I915_READ(VTOTAL(pipe)));
2939         I915_WRITE(TRANS_VBLANK(pipe), I915_READ(VBLANK(pipe)));
2940         I915_WRITE(TRANS_VSYNC(pipe),  I915_READ(VSYNC(pipe)));
2941
2942         intel_fdi_normal_train(crtc);
2943
2944         /* For PCH DP, enable TRANS_DP_CTL */
2945         if (HAS_PCH_CPT(dev) &&
2946             (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT) ||
2947              intel_pipe_has_type(crtc, INTEL_OUTPUT_EDP))) {
2948                 u32 bpc = (I915_READ(PIPECONF(pipe)) & PIPE_BPC_MASK) >> 5;
2949                 reg = TRANS_DP_CTL(pipe);
2950                 temp = I915_READ(reg);
2951                 temp &= ~(TRANS_DP_PORT_SEL_MASK |
2952                           TRANS_DP_SYNC_MASK |
2953                           TRANS_DP_BPC_MASK);
2954                 temp |= (TRANS_DP_OUTPUT_ENABLE |
2955                          TRANS_DP_ENH_FRAMING);
2956                 temp |= bpc << 9; /* same format but at 11:9 */
2957
2958                 if (crtc->mode.flags & DRM_MODE_FLAG_PHSYNC)
2959                         temp |= TRANS_DP_HSYNC_ACTIVE_HIGH;
2960                 if (crtc->mode.flags & DRM_MODE_FLAG_PVSYNC)
2961                         temp |= TRANS_DP_VSYNC_ACTIVE_HIGH;
2962
2963                 switch (intel_trans_dp_port_sel(crtc)) {
2964                 case PCH_DP_B:
2965                         temp |= TRANS_DP_PORT_SEL_B;
2966                         break;
2967                 case PCH_DP_C:
2968                         temp |= TRANS_DP_PORT_SEL_C;
2969                         break;
2970                 case PCH_DP_D:
2971                         temp |= TRANS_DP_PORT_SEL_D;
2972                         break;
2973                 default:
2974                         DRM_DEBUG_KMS("Wrong PCH DP port return. Guess port B\n");
2975                         temp |= TRANS_DP_PORT_SEL_B;
2976                         break;
2977                 }
2978
2979                 I915_WRITE(reg, temp);
2980         }
2981
2982         intel_enable_transcoder(dev_priv, pipe);
2983 }
2984
2985 void intel_cpt_verify_modeset(struct drm_device *dev, int pipe)
2986 {
2987         struct drm_i915_private *dev_priv = dev->dev_private;
2988         int dslreg = PIPEDSL(pipe), tc2reg = TRANS_CHICKEN2(pipe);
2989         u32 temp;
2990
2991         temp = I915_READ(dslreg);
2992         udelay(500);
2993         if (wait_for(I915_READ(dslreg) != temp, 5)) {
2994                 /* Without this, mode sets may fail silently on FDI */
2995                 I915_WRITE(tc2reg, TRANS_AUTOTRAIN_GEN_STALL_DIS);
2996                 udelay(250);
2997                 I915_WRITE(tc2reg, 0);
2998                 if (wait_for(I915_READ(dslreg) != temp, 5))
2999                         DRM_ERROR("mode set failed: pipe %d stuck\n", pipe);
3000         }
3001 }
3002
3003 static void ironlake_crtc_enable(struct drm_crtc *crtc)
3004 {
3005         struct drm_device *dev = crtc->dev;
3006         struct drm_i915_private *dev_priv = dev->dev_private;
3007         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3008         int pipe = intel_crtc->pipe;
3009         int plane = intel_crtc->plane;
3010         u32 temp;
3011         bool is_pch_port;
3012
3013         if (intel_crtc->active)
3014                 return;
3015
3016         intel_crtc->active = true;
3017         intel_update_watermarks(dev);
3018
3019         if (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS)) {
3020                 temp = I915_READ(PCH_LVDS);
3021                 if ((temp & LVDS_PORT_EN) == 0)
3022                         I915_WRITE(PCH_LVDS, temp | LVDS_PORT_EN);
3023         }
3024
3025         is_pch_port = intel_crtc_driving_pch(crtc);
3026
3027         if (is_pch_port)
3028                 ironlake_fdi_pll_enable(crtc);
3029         else
3030                 ironlake_fdi_disable(crtc);
3031
3032         /* Enable panel fitting for LVDS */
3033         if (dev_priv->pch_pf_size &&
3034             (intel_pipe_has_type(crtc, INTEL_OUTPUT_LVDS) || HAS_eDP)) {
3035                 /* Force use of hard-coded filter coefficients
3036                  * as some pre-programmed values are broken,
3037                  * e.g. x201.
3038                  */
3039                 I915_WRITE(PF_CTL(pipe), PF_ENABLE | PF_FILTER_MED_3x3);
3040                 I915_WRITE(PF_WIN_POS(pipe), dev_priv->pch_pf_pos);
3041                 I915_WRITE(PF_WIN_SZ(pipe), dev_priv->pch_pf_size);
3042         }
3043
3044         /*
3045          * On ILK+ LUT must be loaded before the pipe is running but with
3046          * clocks enabled
3047          */
3048         intel_crtc_load_lut(crtc);
3049
3050         intel_enable_pipe(dev_priv, pipe, is_pch_port);
3051         intel_enable_plane(dev_priv, plane, pipe);
3052
3053         if (is_pch_port)
3054                 ironlake_pch_enable(crtc);
3055
3056         mutex_lock(&dev->struct_mutex);
3057         intel_update_fbc(dev);
3058         mutex_unlock(&dev->struct_mutex);
3059
3060         intel_crtc_update_cursor(crtc, true);
3061 }
3062
3063 static void ironlake_crtc_disable(struct drm_crtc *crtc)
3064 {
3065         struct drm_device *dev = crtc->dev;
3066         struct drm_i915_private *dev_priv = dev->dev_private;
3067         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3068         int pipe = intel_crtc->pipe;
3069         int plane = intel_crtc->plane;
3070         u32 reg, temp;
3071
3072         if (!intel_crtc->active)
3073                 return;
3074
3075         intel_crtc_wait_for_pending_flips(crtc);
3076         drm_vblank_off(dev, pipe);
3077         intel_crtc_update_cursor(crtc, false);
3078
3079         intel_disable_plane(dev_priv, plane, pipe);
3080
3081         if (dev_priv->cfb_plane == plane)
3082                 intel_disable_fbc(dev);
3083
3084         intel_disable_pipe(dev_priv, pipe);
3085
3086         /* Disable PF */
3087         I915_WRITE(PF_CTL(pipe), 0);
3088         I915_WRITE(PF_WIN_SZ(pipe), 0);
3089
3090         ironlake_fdi_disable(crtc);
3091
3092         /* This is a horrible layering violation; we should be doing this in
3093          * the connector/encoder ->prepare instead, but we don't always have
3094          * enough information there about the config to know whether it will
3095          * actually be necessary or just cause undesired flicker.
3096          */
3097         intel_disable_pch_ports(dev_priv, pipe);
3098
3099         intel_disable_transcoder(dev_priv, pipe);
3100
3101         if (HAS_PCH_CPT(dev)) {
3102                 /* disable TRANS_DP_CTL */
3103                 reg = TRANS_DP_CTL(pipe);
3104                 temp = I915_READ(reg);
3105                 temp &= ~(TRANS_DP_OUTPUT_ENABLE | TRANS_DP_PORT_SEL_MASK);
3106                 temp |= TRANS_DP_PORT_SEL_NONE;
3107                 I915_WRITE(reg, temp);
3108
3109                 /* disable DPLL_SEL */
3110                 temp = I915_READ(PCH_DPLL_SEL);
3111                 switch (pipe) {
3112                 case 0:
3113                         temp &= ~(TRANSA_DPLL_ENABLE | TRANSA_DPLLB_SEL);
3114                         break;
3115                 case 1:
3116                         temp &= ~(TRANSB_DPLL_ENABLE | TRANSB_DPLLB_SEL);
3117                         break;
3118                 case 2:
3119                         /* C shares PLL A or B */
3120                         temp &= ~(TRANSC_DPLL_ENABLE | TRANSC_DPLLB_SEL);
3121                         break;
3122                 default:
3123                         BUG(); /* wtf */
3124                 }
3125                 I915_WRITE(PCH_DPLL_SEL, temp);
3126         }
3127
3128         /* disable PCH DPLL */
3129         if (!intel_crtc->no_pll)
3130                 intel_disable_pch_pll(dev_priv, pipe);
3131
3132         /* Switch from PCDclk to Rawclk */
3133         reg = FDI_RX_CTL(pipe);
3134         temp = I915_READ(reg);
3135         I915_WRITE(reg, temp & ~FDI_PCDCLK);
3136
3137         /* Disable CPU FDI TX PLL */
3138         reg = FDI_TX_CTL(pipe);
3139         temp = I915_READ(reg);
3140         I915_WRITE(reg, temp & ~FDI_TX_PLL_ENABLE);
3141
3142         POSTING_READ(reg);
3143         udelay(100);
3144
3145         reg = FDI_RX_CTL(pipe);
3146         temp = I915_READ(reg);
3147         I915_WRITE(reg, temp & ~FDI_RX_PLL_ENABLE);
3148
3149         /* Wait for the clocks to turn off. */
3150         POSTING_READ(reg);
3151         udelay(100);
3152
3153         intel_crtc->active = false;
3154         intel_update_watermarks(dev);
3155
3156         mutex_lock(&dev->struct_mutex);
3157         intel_update_fbc(dev);
3158         intel_clear_scanline_wait(dev);
3159         mutex_unlock(&dev->struct_mutex);
3160 }
3161
3162 static void ironlake_crtc_dpms(struct drm_crtc *crtc, int mode)
3163 {
3164         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3165         int pipe = intel_crtc->pipe;
3166         int plane = intel_crtc->plane;
3167
3168         /* XXX: When our outputs are all unaware of DPMS modes other than off
3169          * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC.
3170          */
3171         switch (mode) {
3172         case DRM_MODE_DPMS_ON:
3173         case DRM_MODE_DPMS_STANDBY:
3174         case DRM_MODE_DPMS_SUSPEND:
3175                 DRM_DEBUG_KMS("crtc %d/%d dpms on\n", pipe, plane);
3176                 ironlake_crtc_enable(crtc);
3177                 break;
3178
3179         case DRM_MODE_DPMS_OFF:
3180                 DRM_DEBUG_KMS("crtc %d/%d dpms off\n", pipe, plane);
3181                 ironlake_crtc_disable(crtc);
3182                 break;
3183         }
3184 }
3185
3186 static void intel_crtc_dpms_overlay(struct intel_crtc *intel_crtc, bool enable)
3187 {
3188         if (!enable && intel_crtc->overlay) {
3189                 struct drm_device *dev = intel_crtc->base.dev;
3190                 struct drm_i915_private *dev_priv = dev->dev_private;
3191
3192                 mutex_lock(&dev->struct_mutex);
3193                 dev_priv->mm.interruptible = false;
3194                 (void) intel_overlay_switch_off(intel_crtc->overlay);
3195                 dev_priv->mm.interruptible = true;
3196                 mutex_unlock(&dev->struct_mutex);
3197         }
3198
3199         /* Let userspace switch the overlay on again. In most cases userspace
3200          * has to recompute where to put it anyway.
3201          */
3202 }
3203
3204 static void i9xx_crtc_enable(struct drm_crtc *crtc)
3205 {
3206         struct drm_device *dev = crtc->dev;
3207         struct drm_i915_private *dev_priv = dev->dev_private;
3208         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3209         int pipe = intel_crtc->pipe;
3210         int plane = intel_crtc->plane;
3211
3212         if (intel_crtc->active)
3213                 return;
3214
3215         intel_crtc->active = true;
3216         intel_update_watermarks(dev);
3217
3218         intel_enable_pll(dev_priv, pipe);
3219         intel_enable_pipe(dev_priv, pipe, false);
3220         intel_enable_plane(dev_priv, plane, pipe);
3221
3222         intel_crtc_load_lut(crtc);
3223         intel_update_fbc(dev);
3224
3225         /* Give the overlay scaler a chance to enable if it's on this pipe */
3226         intel_crtc_dpms_overlay(intel_crtc, true);
3227         intel_crtc_update_cursor(crtc, true);
3228 }
3229
3230 static void i9xx_crtc_disable(struct drm_crtc *crtc)
3231 {
3232         struct drm_device *dev = crtc->dev;
3233         struct drm_i915_private *dev_priv = dev->dev_private;
3234         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3235         int pipe = intel_crtc->pipe;
3236         int plane = intel_crtc->plane;
3237
3238         if (!intel_crtc->active)
3239                 return;
3240
3241         /* Give the overlay scaler a chance to disable if it's on this pipe */
3242         intel_crtc_wait_for_pending_flips(crtc);
3243         drm_vblank_off(dev, pipe);
3244         intel_crtc_dpms_overlay(intel_crtc, false);
3245         intel_crtc_update_cursor(crtc, false);
3246
3247         if (dev_priv->cfb_plane == plane)
3248                 intel_disable_fbc(dev);
3249
3250         intel_disable_plane(dev_priv, plane, pipe);
3251         intel_disable_pipe(dev_priv, pipe);
3252         intel_disable_pll(dev_priv, pipe);
3253
3254         intel_crtc->active = false;
3255         intel_update_fbc(dev);
3256         intel_update_watermarks(dev);
3257         intel_clear_scanline_wait(dev);
3258 }
3259
3260 static void i9xx_crtc_dpms(struct drm_crtc *crtc, int mode)
3261 {
3262         /* XXX: When our outputs are all unaware of DPMS modes other than off
3263          * and on, we should map those modes to DRM_MODE_DPMS_OFF in the CRTC.
3264          */
3265         switch (mode) {
3266         case DRM_MODE_DPMS_ON:
3267         case DRM_MODE_DPMS_STANDBY:
3268         case DRM_MODE_DPMS_SUSPEND:
3269                 i9xx_crtc_enable(crtc);
3270                 break;
3271         case DRM_MODE_DPMS_OFF:
3272                 i9xx_crtc_disable(crtc);
3273                 break;
3274         }
3275 }
3276
3277 /**
3278  * Sets the power management mode of the pipe and plane.
3279  */
3280 static void intel_crtc_dpms(struct drm_crtc *crtc, int mode)
3281 {
3282         struct drm_device *dev = crtc->dev;
3283         struct drm_i915_private *dev_priv = dev->dev_private;
3284         struct drm_i915_master_private *master_priv;
3285         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
3286         int pipe = intel_crtc->pipe;
3287         bool enabled;
3288
3289         if (intel_crtc->dpms_mode == mode)
3290                 return;
3291
3292         intel_crtc->dpms_mode = mode;
3293
3294         dev_priv->display.dpms(crtc, mode);
3295
3296         if (!dev->primary->master)
3297                 return;
3298
3299         master_priv = dev->primary->master->driver_priv;
3300         if (!master_priv->sarea_priv)
3301                 return;
3302
3303         enabled = crtc->enabled && mode != DRM_MODE_DPMS_OFF;
3304
3305         switch (pipe) {
3306         case 0:
3307                 master_priv->sarea_priv->pipeA_w = enabled ? crtc->mode.hdisplay : 0;
3308                 master_priv->sarea_priv->pipeA_h = enabled ? crtc->mode.vdisplay : 0;
3309                 break;
3310         case 1:
3311                 master_priv->sarea_priv->pipeB_w = enabled ? crtc->mode.hdisplay : 0;
3312                 master_priv->sarea_priv->pipeB_h = enabled ? crtc->mode.vdisplay : 0;
3313                 break;
3314         default:
3315                 DRM_ERROR("Can't update pipe %c in SAREA\n", pipe_name(pipe));
3316                 break;
3317         }
3318 }
3319
3320 static void intel_crtc_disable(struct drm_crtc *crtc)
3321 {
3322         struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private;
3323         struct drm_device *dev = crtc->dev;
3324
3325         /* Flush any pending WAITs before we disable the pipe. Note that
3326          * we need to drop the struct_mutex in order to acquire it again
3327          * during the lowlevel dpms routines around a couple of the
3328          * operations. It does not look trivial nor desirable to move
3329          * that locking higher. So instead we leave a window for the
3330          * submission of further commands on the fb before we can actually
3331          * disable it. This race with userspace exists anyway, and we can
3332          * only rely on the pipe being disabled by userspace after it
3333          * receives the hotplug notification and has flushed any pending
3334          * batches.
3335          */
3336         if (crtc->fb) {
3337                 mutex_lock(&dev->struct_mutex);
3338                 intel_finish_fb(crtc->fb);
3339                 mutex_unlock(&dev->struct_mutex);
3340         }
3341
3342         crtc_funcs->dpms(crtc, DRM_MODE_DPMS_OFF);
3343
3344         if (crtc->fb) {
3345                 mutex_lock(&dev->struct_mutex);
3346                 i915_gem_object_unpin(to_intel_framebuffer(crtc->fb)->obj);
3347                 mutex_unlock(&dev->struct_mutex);
3348         }
3349 }
3350
3351 /* Prepare for a mode set.
3352  *
3353  * Note we could be a lot smarter here.  We need to figure out which outputs
3354  * will be enabled, which disabled (in short, how the config will changes)
3355  * and perform the minimum necessary steps to accomplish that, e.g. updating
3356  * watermarks, FBC configuration, making sure PLLs are programmed correctly,
3357  * panel fitting is in the proper state, etc.
3358  */
3359 static void i9xx_crtc_prepare(struct drm_crtc *crtc)
3360 {
3361         i9xx_crtc_disable(crtc);
3362 }
3363
3364 static void i9xx_crtc_commit(struct drm_crtc *crtc)
3365 {
3366         i9xx_crtc_enable(crtc);
3367 }
3368
3369 static void ironlake_crtc_prepare(struct drm_crtc *crtc)
3370 {
3371         ironlake_crtc_disable(crtc);
3372 }
3373
3374 static void ironlake_crtc_commit(struct drm_crtc *crtc)
3375 {
3376         ironlake_crtc_enable(crtc);
3377 }
3378
3379 void intel_encoder_prepare(struct drm_encoder *encoder)
3380 {
3381         struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
3382         /* lvds has its own version of prepare see intel_lvds_prepare */
3383         encoder_funcs->dpms(encoder, DRM_MODE_DPMS_OFF);
3384 }
3385
3386 void intel_encoder_commit(struct drm_encoder *encoder)
3387 {
3388         struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
3389         struct drm_device *dev = encoder->dev;
3390         struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
3391         struct intel_crtc *intel_crtc = to_intel_crtc(intel_encoder->base.crtc);
3392
3393         /* lvds has its own version of commit see intel_lvds_commit */
3394         encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON);
3395
3396         if (HAS_PCH_CPT(dev))
3397                 intel_cpt_verify_modeset(dev, intel_crtc->pipe);
3398 }
3399
3400 void intel_encoder_destroy(struct drm_encoder *encoder)
3401 {
3402         struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
3403
3404         drm_encoder_cleanup(encoder);
3405         kfree(intel_encoder);
3406 }
3407
3408 static bool intel_crtc_mode_fixup(struct drm_crtc *crtc,
3409                                   struct drm_display_mode *mode,
3410                                   struct drm_display_mode *adjusted_mode)
3411 {
3412         struct drm_device *dev = crtc->dev;
3413
3414         if (HAS_PCH_SPLIT(dev)) {
3415                 /* FDI link clock is fixed at 2.7G */
3416                 if (mode->clock * 3 > IRONLAKE_FDI_FREQ * 4)
3417                         return false;
3418         }
3419
3420         /* XXX some encoders set the crtcinfo, others don't.
3421          * Obviously we need some form of conflict resolution here...
3422          */
3423         if (adjusted_mode->crtc_htotal == 0)
3424                 drm_mode_set_crtcinfo(adjusted_mode, 0);
3425
3426         return true;
3427 }
3428
3429 static int i945_get_display_clock_speed(struct drm_device *dev)
3430 {
3431         return 400000;
3432 }
3433
3434 static int i915_get_display_clock_speed(struct drm_device *dev)
3435 {
3436         return 333000;
3437 }
3438
3439 static int i9xx_misc_get_display_clock_speed(struct drm_device *dev)
3440 {
3441         return 200000;
3442 }
3443
3444 static int i915gm_get_display_clock_speed(struct drm_device *dev)
3445 {
3446         u16 gcfgc = 0;
3447
3448         pci_read_config_word(dev->pdev, GCFGC, &gcfgc);
3449
3450         if (gcfgc & GC_LOW_FREQUENCY_ENABLE)
3451                 return 133000;
3452         else {
3453                 switch (gcfgc & GC_DISPLAY_CLOCK_MASK) {
3454                 case GC_DISPLAY_CLOCK_333_MHZ:
3455                         return 333000;
3456                 default:
3457                 case GC_DISPLAY_CLOCK_190_200_MHZ:
3458                         return 190000;
3459                 }
3460         }
3461 }
3462
3463 static int i865_get_display_clock_speed(struct drm_device *dev)
3464 {
3465         return 266000;
3466 }
3467
3468 static int i855_get_display_clock_speed(struct drm_device *dev)
3469 {
3470         u16 hpllcc = 0;
3471         /* Assume that the hardware is in the high speed state.  This
3472          * should be the default.
3473          */
3474         switch (hpllcc & GC_CLOCK_CONTROL_MASK) {
3475         case GC_CLOCK_133_200:
3476         case GC_CLOCK_100_200:
3477                 return 200000;
3478         case GC_CLOCK_166_250:
3479                 return 250000;
3480         case GC_CLOCK_100_133:
3481                 return 133000;
3482         }
3483
3484         /* Shouldn't happen */
3485         return 0;
3486 }
3487
3488 static int i830_get_display_clock_speed(struct drm_device *dev)
3489 {
3490         return 133000;
3491 }
3492
3493 struct fdi_m_n {
3494         u32        tu;
3495         u32        gmch_m;
3496         u32        gmch_n;
3497         u32        link_m;
3498         u32        link_n;
3499 };
3500
3501 static void
3502 fdi_reduce_ratio(u32 *num, u32 *den)
3503 {
3504         while (*num > 0xffffff || *den > 0xffffff) {
3505                 *num >>= 1;
3506                 *den >>= 1;
3507         }
3508 }
3509
3510 static void
3511 ironlake_compute_m_n(int bits_per_pixel, int nlanes, int pixel_clock,
3512                      int link_clock, struct fdi_m_n *m_n)
3513 {
3514         m_n->tu = 64; /* default size */
3515
3516         /* BUG_ON(pixel_clock > INT_MAX / 36); */
3517         m_n->gmch_m = bits_per_pixel * pixel_clock;
3518         m_n->gmch_n = link_clock * nlanes * 8;
3519         fdi_reduce_ratio(&m_n->gmch_m, &m_n->gmch_n);
3520
3521         m_n->link_m = pixel_clock;
3522         m_n->link_n = link_clock;
3523         fdi_reduce_ratio(&m_n->link_m, &m_n->link_n);
3524 }
3525
3526
3527 struct intel_watermark_params {
3528         unsigned long fifo_size;
3529         unsigned long max_wm;
3530         unsigned long default_wm;
3531         unsigned long guard_size;
3532         unsigned long cacheline_size;
3533 };
3534
3535 /* Pineview has different values for various configs */
3536 static const struct intel_watermark_params pineview_display_wm = {
3537         PINEVIEW_DISPLAY_FIFO,
3538         PINEVIEW_MAX_WM,
3539         PINEVIEW_DFT_WM,
3540         PINEVIEW_GUARD_WM,
3541         PINEVIEW_FIFO_LINE_SIZE
3542 };
3543 static const struct intel_watermark_params pineview_display_hplloff_wm = {
3544         PINEVIEW_DISPLAY_FIFO,
3545         PINEVIEW_MAX_WM,
3546         PINEVIEW_DFT_HPLLOFF_WM,
3547         PINEVIEW_GUARD_WM,
3548         PINEVIEW_FIFO_LINE_SIZE
3549 };
3550 static const struct intel_watermark_params pineview_cursor_wm = {
3551         PINEVIEW_CURSOR_FIFO,
3552         PINEVIEW_CURSOR_MAX_WM,
3553         PINEVIEW_CURSOR_DFT_WM,
3554         PINEVIEW_CURSOR_GUARD_WM,
3555         PINEVIEW_FIFO_LINE_SIZE,
3556 };
3557 static const struct intel_watermark_params pineview_cursor_hplloff_wm = {
3558         PINEVIEW_CURSOR_FIFO,
3559         PINEVIEW_CURSOR_MAX_WM,
3560         PINEVIEW_CURSOR_DFT_WM,
3561         PINEVIEW_CURSOR_GUARD_WM,
3562         PINEVIEW_FIFO_LINE_SIZE
3563 };
3564 static const struct intel_watermark_params g4x_wm_info = {
3565         G4X_FIFO_SIZE,
3566         G4X_MAX_WM,
3567         G4X_MAX_WM,
3568         2,
3569         G4X_FIFO_LINE_SIZE,
3570 };
3571 static const struct intel_watermark_params g4x_cursor_wm_info = {
3572         I965_CURSOR_FIFO,
3573         I965_CURSOR_MAX_WM,
3574         I965_CURSOR_DFT_WM,
3575         2,
3576         G4X_FIFO_LINE_SIZE,
3577 };
3578 static const struct intel_watermark_params i965_cursor_wm_info = {
3579         I965_CURSOR_FIFO,
3580         I965_CURSOR_MAX_WM,
3581         I965_CURSOR_DFT_WM,
3582         2,
3583         I915_FIFO_LINE_SIZE,
3584 };
3585 static const struct intel_watermark_params i945_wm_info = {
3586         I945_FIFO_SIZE,
3587         I915_MAX_WM,
3588         1,
3589         2,
3590         I915_FIFO_LINE_SIZE
3591 };
3592 static const struct intel_watermark_params i915_wm_info = {
3593         I915_FIFO_SIZE,
3594         I915_MAX_WM,
3595         1,
3596         2,
3597         I915_FIFO_LINE_SIZE
3598 };
3599 static const struct intel_watermark_params i855_wm_info = {
3600         I855GM_FIFO_SIZE,
3601         I915_MAX_WM,
3602         1,
3603         2,
3604         I830_FIFO_LINE_SIZE
3605 };
3606 static const struct intel_watermark_params i830_wm_info = {
3607         I830_FIFO_SIZE,
3608         I915_MAX_WM,
3609         1,
3610         2,
3611         I830_FIFO_LINE_SIZE
3612 };
3613
3614 static const struct intel_watermark_params ironlake_display_wm_info = {
3615         ILK_DISPLAY_FIFO,
3616         ILK_DISPLAY_MAXWM,
3617         ILK_DISPLAY_DFTWM,
3618         2,
3619         ILK_FIFO_LINE_SIZE
3620 };
3621 static const struct intel_watermark_params ironlake_cursor_wm_info = {
3622         ILK_CURSOR_FIFO,
3623         ILK_CURSOR_MAXWM,
3624         ILK_CURSOR_DFTWM,
3625         2,
3626         ILK_FIFO_LINE_SIZE
3627 };
3628 static const struct intel_watermark_params ironlake_display_srwm_info = {
3629         ILK_DISPLAY_SR_FIFO,
3630         ILK_DISPLAY_MAX_SRWM,
3631         ILK_DISPLAY_DFT_SRWM,
3632         2,
3633         ILK_FIFO_LINE_SIZE
3634 };
3635 static const struct intel_watermark_params ironlake_cursor_srwm_info = {
3636         ILK_CURSOR_SR_FIFO,
3637         ILK_CURSOR_MAX_SRWM,
3638         ILK_CURSOR_DFT_SRWM,
3639         2,
3640         ILK_FIFO_LINE_SIZE
3641 };
3642
3643 static const struct intel_watermark_params sandybridge_display_wm_info = {
3644         SNB_DISPLAY_FIFO,
3645         SNB_DISPLAY_MAXWM,
3646         SNB_DISPLAY_DFTWM,
3647         2,
3648         SNB_FIFO_LINE_SIZE
3649 };
3650 static const struct intel_watermark_params sandybridge_cursor_wm_info = {
3651         SNB_CURSOR_FIFO,
3652         SNB_CURSOR_MAXWM,
3653         SNB_CURSOR_DFTWM,
3654         2,
3655         SNB_FIFO_LINE_SIZE
3656 };
3657 static const struct intel_watermark_params sandybridge_display_srwm_info = {
3658         SNB_DISPLAY_SR_FIFO,
3659         SNB_DISPLAY_MAX_SRWM,
3660         SNB_DISPLAY_DFT_SRWM,
3661         2,
3662         SNB_FIFO_LINE_SIZE
3663 };
3664 static const struct intel_watermark_params sandybridge_cursor_srwm_info = {
3665         SNB_CURSOR_SR_FIFO,
3666         SNB_CURSOR_MAX_SRWM,
3667         SNB_CURSOR_DFT_SRWM,
3668         2,
3669         SNB_FIFO_LINE_SIZE
3670 };
3671
3672
3673 /**
3674  * intel_calculate_wm - calculate watermark level
3675  * @clock_in_khz: pixel clock
3676  * @wm: chip FIFO params
3677  * @pixel_size: display pixel size
3678  * @latency_ns: memory latency for the platform
3679  *
3680  * Calculate the watermark level (the level at which the display plane will
3681  * start fetching from memory again).  Each chip has a different display
3682  * FIFO size and allocation, so the caller needs to figure that out and pass
3683  * in the correct intel_watermark_params structure.
3684  *
3685  * As the pixel clock runs, the FIFO will be drained at a rate that depends
3686  * on the pixel size.  When it reaches the watermark level, it'll start
3687  * fetching FIFO line sized based chunks from memory until the FIFO fills
3688  * past the watermark point.  If the FIFO drains completely, a FIFO underrun
3689  * will occur, and a display engine hang could result.
3690  */
3691 static unsigned long intel_calculate_wm(unsigned long clock_in_khz,
3692                                         const struct intel_watermark_params *wm,
3693                                         int fifo_size,
3694                                         int pixel_size,
3695                                         unsigned long latency_ns)
3696 {
3697         long entries_required, wm_size;
3698
3699         /*
3700          * Note: we need to make sure we don't overflow for various clock &
3701          * latency values.
3702          * clocks go from a few thousand to several hundred thousand.
3703          * latency is usually a few thousand
3704          */
3705         entries_required = ((clock_in_khz / 1000) * pixel_size * latency_ns) /
3706                 1000;
3707         entries_required = DIV_ROUND_UP(entries_required, wm->cacheline_size);
3708
3709         DRM_DEBUG_KMS("FIFO entries required for mode: %ld\n", entries_required);
3710
3711         wm_size = fifo_size - (entries_required + wm->guard_size);
3712
3713         DRM_DEBUG_KMS("FIFO watermark level: %ld\n", wm_size);
3714
3715         /* Don't promote wm_size to unsigned... */
3716         if (wm_size > (long)wm->max_wm)
3717                 wm_size = wm->max_wm;
3718         if (wm_size <= 0)
3719                 wm_size = wm->default_wm;
3720         return wm_size;
3721 }
3722
3723 struct cxsr_latency {
3724         int is_desktop;
3725         int is_ddr3;
3726         unsigned long fsb_freq;
3727         unsigned long mem_freq;
3728         unsigned long display_sr;
3729         unsigned long display_hpll_disable;
3730         unsigned long cursor_sr;
3731         unsigned long cursor_hpll_disable;
3732 };
3733
3734 static const struct cxsr_latency cxsr_latency_table[] = {
3735         {1, 0, 800, 400, 3382, 33382, 3983, 33983},    /* DDR2-400 SC */
3736         {1, 0, 800, 667, 3354, 33354, 3807, 33807},    /* DDR2-667 SC */
3737         {1, 0, 800, 800, 3347, 33347, 3763, 33763},    /* DDR2-800 SC */
3738         {1, 1, 800, 667, 6420, 36420, 6873, 36873},    /* DDR3-667 SC */
3739         {1, 1, 800, 800, 5902, 35902, 6318, 36318},    /* DDR3-800 SC */
3740
3741         {1, 0, 667, 400, 3400, 33400, 4021, 34021},    /* DDR2-400 SC */
3742         {1, 0, 667, 667, 3372, 33372, 3845, 33845},    /* DDR2-667 SC */
3743         {1, 0, 667, 800, 3386, 33386, 3822, 33822},    /* DDR2-800 SC */
3744         {1, 1, 667, 667, 6438, 36438, 6911, 36911},    /* DDR3-667 SC */
3745         {1, 1, 667, 800, 5941, 35941, 6377, 36377},    /* DDR3-800 SC */
3746
3747         {1, 0, 400, 400, 3472, 33472, 4173, 34173},    /* DDR2-400 SC */
3748         {1, 0, 400, 667, 3443, 33443, 3996, 33996},    /* DDR2-667 SC */
3749         {1, 0, 400, 800, 3430, 33430, 3946, 33946},    /* DDR2-800 SC */
3750         {1, 1, 400, 667, 6509, 36509, 7062, 37062},    /* DDR3-667 SC */
3751         {1, 1, 400, 800, 5985, 35985, 6501, 36501},    /* DDR3-800 SC */
3752
3753         {0, 0, 800, 400, 3438, 33438, 4065, 34065},    /* DDR2-400 SC */
3754         {0, 0, 800, 667, 3410, 33410, 3889, 33889},    /* DDR2-667 SC */
3755         {0, 0, 800, 800, 3403, 33403, 3845, 33845},    /* DDR2-800 SC */
3756         {0, 1, 800, 667, 6476, 36476, 6955, 36955},    /* DDR3-667 SC */
3757         {0, 1, 800, 800, 5958, 35958, 6400, 36400},    /* DDR3-800 SC */
3758
3759         {0, 0, 667, 400, 3456, 33456, 4103, 34106},    /* DDR2-400 SC */
3760         {0, 0, 667, 667, 3428, 33428, 3927, 33927},    /* DDR2-667 SC */
3761         {0, 0, 667, 800, 3443, 33443, 3905, 33905},    /* DDR2-800 SC */
3762         {0, 1, 667, 667, 6494, 36494, 6993, 36993},    /* DDR3-667 SC */
3763         {0, 1, 667, 800, 5998, 35998, 6460, 36460},    /* DDR3-800 SC */
3764
3765         {0, 0, 400, 400, 3528, 33528, 4255, 34255},    /* DDR2-400 SC */
3766         {0, 0, 400, 667, 3500, 33500, 4079, 34079},    /* DDR2-667 SC */
3767         {0, 0, 400, 800, 3487, 33487, 4029, 34029},    /* DDR2-800 SC */
3768         {0, 1, 400, 667, 6566, 36566, 7145, 37145},    /* DDR3-667 SC */
3769         {0, 1, 400, 800, 6042, 36042, 6584, 36584},    /* DDR3-800 SC */
3770 };
3771
3772 static const struct cxsr_latency *intel_get_cxsr_latency(int is_desktop,
3773                                                          int is_ddr3,
3774                                                          int fsb,
3775                                                          int mem)
3776 {
3777         const struct cxsr_latency *latency;
3778         int i;
3779
3780         if (fsb == 0 || mem == 0)
3781                 return NULL;
3782
3783         for (i = 0; i < ARRAY_SIZE(cxsr_latency_table); i++) {
3784                 latency = &cxsr_latency_table[i];
3785                 if (is_desktop == latency->is_desktop &&
3786                     is_ddr3 == latency->is_ddr3 &&
3787                     fsb == latency->fsb_freq && mem == latency->mem_freq)
3788                         return latency;
3789         }
3790
3791         DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
3792
3793         return NULL;
3794 }
3795
3796 static void pineview_disable_cxsr(struct drm_device *dev)
3797 {
3798         struct drm_i915_private *dev_priv = dev->dev_private;
3799
3800         /* deactivate cxsr */
3801         I915_WRITE(DSPFW3, I915_READ(DSPFW3) & ~PINEVIEW_SELF_REFRESH_EN);
3802 }
3803
3804 /*
3805  * Latency for FIFO fetches is dependent on several factors:
3806  *   - memory configuration (speed, channels)
3807  *   - chipset
3808  *   - current MCH state
3809  * It can be fairly high in some situations, so here we assume a fairly
3810  * pessimal value.  It's a tradeoff between extra memory fetches (if we
3811  * set this value too high, the FIFO will fetch frequently to stay full)
3812  * and power consumption (set it too low to save power and we might see
3813  * FIFO underruns and display "flicker").
3814  *
3815  * A value of 5us seems to be a good balance; safe for very low end
3816  * platforms but not overly aggressive on lower latency configs.
3817  */
3818 static const int latency_ns = 5000;
3819
3820 static int i9xx_get_fifo_size(struct drm_device *dev, int plane)
3821 {
3822         struct drm_i915_private *dev_priv = dev->dev_private;
3823         uint32_t dsparb = I915_READ(DSPARB);
3824         int size;
3825
3826         size = dsparb & 0x7f;
3827         if (plane)
3828                 size = ((dsparb >> DSPARB_CSTART_SHIFT) & 0x7f) - size;
3829
3830         DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
3831                       plane ? "B" : "A", size);
3832
3833         return size;
3834 }
3835
3836 static int i85x_get_fifo_size(struct drm_device *dev, int plane)
3837 {
3838         struct drm_i915_private *dev_priv = dev->dev_private;
3839         uint32_t dsparb = I915_READ(DSPARB);
3840         int size;
3841
3842         size = dsparb & 0x1ff;
3843         if (plane)
3844                 size = ((dsparb >> DSPARB_BEND_SHIFT) & 0x1ff) - size;
3845         size >>= 1; /* Convert to cachelines */
3846
3847         DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
3848                       plane ? "B" : "A", size);
3849
3850         return size;
3851 }
3852
3853 static int i845_get_fifo_size(struct drm_device *dev, int plane)
3854 {
3855         struct drm_i915_private *dev_priv = dev->dev_private;
3856         uint32_t dsparb = I915_READ(DSPARB);
3857         int size;
3858
3859         size = dsparb & 0x7f;
3860         size >>= 2; /* Convert to cachelines */
3861
3862         DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
3863                       plane ? "B" : "A",
3864                       size);
3865
3866         return size;
3867 }
3868
3869 static int i830_get_fifo_size(struct drm_device *dev, int plane)
3870 {
3871         struct drm_i915_private *dev_priv = dev->dev_private;
3872         uint32_t dsparb = I915_READ(DSPARB);
3873         int size;
3874
3875         size = dsparb & 0x7f;
3876         size >>= 1; /* Convert to cachelines */
3877
3878         DRM_DEBUG_KMS("FIFO size - (0x%08x) %s: %d\n", dsparb,
3879                       plane ? "B" : "A", size);
3880
3881         return size;
3882 }
3883
3884 static struct drm_crtc *single_enabled_crtc(struct drm_device *dev)
3885 {
3886         struct drm_crtc *crtc, *enabled = NULL;
3887
3888         list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
3889                 if (crtc->enabled && crtc->fb) {
3890                         if (enabled)
3891                                 return NULL;
3892                         enabled = crtc;
3893                 }
3894         }
3895
3896         return enabled;
3897 }
3898
3899 static void pineview_update_wm(struct drm_device *dev)
3900 {
3901         struct drm_i915_private *dev_priv = dev->dev_private;
3902         struct drm_crtc *crtc;
3903         const struct cxsr_latency *latency;
3904         u32 reg;
3905         unsigned long wm;
3906
3907         latency = intel_get_cxsr_latency(IS_PINEVIEW_G(dev), dev_priv->is_ddr3,
3908                                          dev_priv->fsb_freq, dev_priv->mem_freq);
3909         if (!latency) {
3910                 DRM_DEBUG_KMS("Unknown FSB/MEM found, disable CxSR\n");
3911                 pineview_disable_cxsr(dev);
3912                 return;
3913         }
3914
3915         crtc = single_enabled_crtc(dev);
3916         if (crtc) {
3917                 int clock = crtc->mode.clock;
3918                 int pixel_size = crtc->fb->bits_per_pixel / 8;
3919
3920                 /* Display SR */
3921                 wm = intel_calculate_wm(clock, &pineview_display_wm,
3922                                         pineview_display_wm.fifo_size,
3923                                         pixel_size, latency->display_sr);
3924                 reg = I915_READ(DSPFW1);
3925                 reg &= ~DSPFW_SR_MASK;
3926                 reg |= wm << DSPFW_SR_SHIFT;
3927                 I915_WRITE(DSPFW1, reg);
3928                 DRM_DEBUG_KMS("DSPFW1 register is %x\n", reg);
3929
3930                 /* cursor SR */
3931                 wm = intel_calculate_wm(clock, &pineview_cursor_wm,
3932                                         pineview_display_wm.fifo_size,
3933                                         pixel_size, latency->cursor_sr);
3934                 reg = I915_READ(DSPFW3);
3935                 reg &= ~DSPFW_CURSOR_SR_MASK;
3936                 reg |= (wm & 0x3f) << DSPFW_CURSOR_SR_SHIFT;
3937                 I915_WRITE(DSPFW3, reg);
3938
3939                 /* Display HPLL off SR */
3940                 wm = intel_calculate_wm(clock, &pineview_display_hplloff_wm,
3941                                         pineview_display_hplloff_wm.fifo_size,
3942                                         pixel_size, latency->display_hpll_disable);
3943                 reg = I915_READ(DSPFW3);
3944                 reg &= ~DSPFW_HPLL_SR_MASK;
3945                 reg |= wm & DSPFW_HPLL_SR_MASK;
3946                 I915_WRITE(DSPFW3, reg);
3947
3948                 /* cursor HPLL off SR */
3949                 wm = intel_calculate_wm(clock, &pineview_cursor_hplloff_wm,
3950                                         pineview_display_hplloff_wm.fifo_size,
3951                                         pixel_size, latency->cursor_hpll_disable);
3952                 reg = I915_READ(DSPFW3);
3953                 reg &= ~DSPFW_HPLL_CURSOR_MASK;
3954                 reg |= (wm & 0x3f) << DSPFW_HPLL_CURSOR_SHIFT;
3955                 I915_WRITE(DSPFW3, reg);
3956                 DRM_DEBUG_KMS("DSPFW3 register is %x\n", reg);
3957
3958                 /* activate cxsr */
3959                 I915_WRITE(DSPFW3,
3960                            I915_READ(DSPFW3) | PINEVIEW_SELF_REFRESH_EN);
3961                 DRM_DEBUG_KMS("Self-refresh is enabled\n");
3962         } else {
3963                 pineview_disable_cxsr(dev);
3964                 DRM_DEBUG_KMS("Self-refresh is disabled\n");
3965         }
3966 }
3967
3968 static bool g4x_compute_wm0(struct drm_device *dev,
3969                             int plane,
3970                             const struct intel_watermark_params *display,
3971                             int display_latency_ns,
3972                             const struct intel_watermark_params *cursor,
3973                             int cursor_latency_ns,
3974                             int *plane_wm,
3975                             int *cursor_wm)
3976 {
3977         struct drm_crtc *crtc;
3978         int htotal, hdisplay, clock, pixel_size;
3979         int line_time_us, line_count;
3980         int entries, tlb_miss;
3981
3982         crtc = intel_get_crtc_for_plane(dev, plane);
3983         if (crtc->fb == NULL || !crtc->enabled) {
3984                 *cursor_wm = cursor->guard_size;
3985                 *plane_wm = display->guard_size;
3986                 return false;
3987         }
3988
3989         htotal = crtc->mode.htotal;
3990         hdisplay = crtc->mode.hdisplay;
3991         clock = crtc->mode.clock;
3992         pixel_size = crtc->fb->bits_per_pixel / 8;
3993
3994         /* Use the small buffer method to calculate plane watermark */
3995         entries = ((clock * pixel_size / 1000) * display_latency_ns) / 1000;
3996         tlb_miss = display->fifo_size*display->cacheline_size - hdisplay * 8;
3997         if (tlb_miss > 0)
3998                 entries += tlb_miss;
3999         entries = DIV_ROUND_UP(entries, display->cacheline_size);
4000         *plane_wm = entries + display->guard_size;
4001         if (*plane_wm > (int)display->max_wm)
4002                 *plane_wm = display->max_wm;
4003
4004         /* Use the large buffer method to calculate cursor watermark */
4005         line_time_us = ((htotal * 1000) / clock);
4006         line_count = (cursor_latency_ns / line_time_us + 1000) / 1000;
4007         entries = line_count * 64 * pixel_size;
4008         tlb_miss = cursor->fifo_size*cursor->cacheline_size - hdisplay * 8;
4009         if (tlb_miss > 0)
4010                 entries += tlb_miss;
4011         entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
4012         *cursor_wm = entries + cursor->guard_size;
4013         if (*cursor_wm > (int)cursor->max_wm)
4014                 *cursor_wm = (int)cursor->max_wm;
4015
4016         return true;
4017 }
4018
4019 /*
4020  * Check the wm result.
4021  *
4022  * If any calculated watermark values is larger than the maximum value that
4023  * can be programmed into the associated watermark register, that watermark
4024  * must be disabled.
4025  */
4026 static bool g4x_check_srwm(struct drm_device *dev,
4027                            int display_wm, int cursor_wm,
4028                            const struct intel_watermark_params *display,
4029                            const struct intel_watermark_params *cursor)
4030 {
4031         DRM_DEBUG_KMS("SR watermark: display plane %d, cursor %d\n",
4032                       display_wm, cursor_wm);
4033
4034         if (display_wm > display->max_wm) {
4035                 DRM_DEBUG_KMS("display watermark is too large(%d/%ld), disabling\n",
4036                               display_wm, display->max_wm);
4037                 return false;
4038         }
4039
4040         if (cursor_wm > cursor->max_wm) {
4041                 DRM_DEBUG_KMS("cursor watermark is too large(%d/%ld), disabling\n",
4042                               cursor_wm, cursor->max_wm);
4043                 return false;
4044         }
4045
4046         if (!(display_wm || cursor_wm)) {
4047                 DRM_DEBUG_KMS("SR latency is 0, disabling\n");
4048                 return false;
4049         }
4050
4051         return true;
4052 }
4053
4054 static bool g4x_compute_srwm(struct drm_device *dev,
4055                              int plane,
4056                              int latency_ns,
4057                              const struct intel_watermark_params *display,
4058                              const struct intel_watermark_params *cursor,
4059                              int *display_wm, int *cursor_wm)
4060 {
4061         struct drm_crtc *crtc;
4062         int hdisplay, htotal, pixel_size, clock;
4063         unsigned long line_time_us;
4064         int line_count, line_size;
4065         int small, large;
4066         int entries;
4067
4068         if (!latency_ns) {
4069                 *display_wm = *cursor_wm = 0;
4070                 return false;
4071         }
4072
4073         crtc = intel_get_crtc_for_plane(dev, plane);
4074         hdisplay = crtc->mode.hdisplay;
4075         htotal = crtc->mode.htotal;
4076         clock = crtc->mode.clock;
4077         pixel_size = crtc->fb->bits_per_pixel / 8;
4078
4079         line_time_us = (htotal * 1000) / clock;
4080         line_count = (latency_ns / line_time_us + 1000) / 1000;
4081         line_size = hdisplay * pixel_size;
4082
4083         /* Use the minimum of the small and large buffer method for primary */
4084         small = ((clock * pixel_size / 1000) * latency_ns) / 1000;
4085         large = line_count * line_size;
4086
4087         entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
4088         *display_wm = entries + display->guard_size;
4089
4090         /* calculate the self-refresh watermark for display cursor */
4091         entries = line_count * pixel_size * 64;
4092         entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
4093         *cursor_wm = entries + cursor->guard_size;
4094
4095         return g4x_check_srwm(dev,
4096                               *display_wm, *cursor_wm,
4097                               display, cursor);
4098 }
4099
4100 #define single_plane_enabled(mask) is_power_of_2(mask)
4101
4102 static void g4x_update_wm(struct drm_device *dev)
4103 {
4104         static const int sr_latency_ns = 12000;
4105         struct drm_i915_private *dev_priv = dev->dev_private;
4106         int planea_wm, planeb_wm, cursora_wm, cursorb_wm;
4107         int plane_sr, cursor_sr;
4108         unsigned int enabled = 0;
4109
4110         if (g4x_compute_wm0(dev, 0,
4111                             &g4x_wm_info, latency_ns,
4112                             &g4x_cursor_wm_info, latency_ns,
4113                             &planea_wm, &cursora_wm))
4114                 enabled |= 1;
4115
4116         if (g4x_compute_wm0(dev, 1,
4117                             &g4x_wm_info, latency_ns,
4118                             &g4x_cursor_wm_info, latency_ns,
4119                             &planeb_wm, &cursorb_wm))
4120                 enabled |= 2;
4121
4122         plane_sr = cursor_sr = 0;
4123         if (single_plane_enabled(enabled) &&
4124             g4x_compute_srwm(dev, ffs(enabled) - 1,
4125                              sr_latency_ns,
4126                              &g4x_wm_info,
4127                              &g4x_cursor_wm_info,
4128                              &plane_sr, &cursor_sr))
4129                 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN);
4130         else
4131                 I915_WRITE(FW_BLC_SELF,
4132                            I915_READ(FW_BLC_SELF) & ~FW_BLC_SELF_EN);
4133
4134         DRM_DEBUG_KMS("Setting FIFO watermarks - A: plane=%d, cursor=%d, B: plane=%d, cursor=%d, SR: plane=%d, cursor=%d\n",
4135                       planea_wm, cursora_wm,
4136                       planeb_wm, cursorb_wm,
4137                       plane_sr, cursor_sr);
4138
4139         I915_WRITE(DSPFW1,
4140                    (plane_sr << DSPFW_SR_SHIFT) |
4141                    (cursorb_wm << DSPFW_CURSORB_SHIFT) |
4142                    (planeb_wm << DSPFW_PLANEB_SHIFT) |
4143                    planea_wm);
4144         I915_WRITE(DSPFW2,
4145                    (I915_READ(DSPFW2) & DSPFW_CURSORA_MASK) |
4146                    (cursora_wm << DSPFW_CURSORA_SHIFT));
4147         /* HPLL off in SR has some issues on G4x... disable it */
4148         I915_WRITE(DSPFW3,
4149                    (I915_READ(DSPFW3) & ~DSPFW_HPLL_SR_EN) |
4150                    (cursor_sr << DSPFW_CURSOR_SR_SHIFT));
4151 }
4152
4153 static void i965_update_wm(struct drm_device *dev)
4154 {
4155         struct drm_i915_private *dev_priv = dev->dev_private;
4156         struct drm_crtc *crtc;
4157         int srwm = 1;
4158         int cursor_sr = 16;
4159
4160         /* Calc sr entries for one plane configs */
4161         crtc = single_enabled_crtc(dev);
4162         if (crtc) {
4163                 /* self-refresh has much higher latency */
4164                 static const int sr_latency_ns = 12000;
4165                 int clock = crtc->mode.clock;
4166                 int htotal = crtc->mode.htotal;
4167                 int hdisplay = crtc->mode.hdisplay;
4168                 int pixel_size = crtc->fb->bits_per_pixel / 8;
4169                 unsigned long line_time_us;
4170                 int entries;
4171
4172                 line_time_us = ((htotal * 1000) / clock);
4173
4174                 /* Use ns/us then divide to preserve precision */
4175                 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
4176                         pixel_size * hdisplay;
4177                 entries = DIV_ROUND_UP(entries, I915_FIFO_LINE_SIZE);
4178                 srwm = I965_FIFO_SIZE - entries;
4179                 if (srwm < 0)
4180                         srwm = 1;
4181                 srwm &= 0x1ff;
4182                 DRM_DEBUG_KMS("self-refresh entries: %d, wm: %d\n",
4183                               entries, srwm);
4184
4185                 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
4186                         pixel_size * 64;
4187                 entries = DIV_ROUND_UP(entries,
4188                                           i965_cursor_wm_info.cacheline_size);
4189                 cursor_sr = i965_cursor_wm_info.fifo_size -
4190                         (entries + i965_cursor_wm_info.guard_size);
4191
4192                 if (cursor_sr > i965_cursor_wm_info.max_wm)
4193                         cursor_sr = i965_cursor_wm_info.max_wm;
4194
4195                 DRM_DEBUG_KMS("self-refresh watermark: display plane %d "
4196                               "cursor %d\n", srwm, cursor_sr);
4197
4198                 if (IS_CRESTLINE(dev))
4199                         I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN);
4200         } else {
4201                 /* Turn off self refresh if both pipes are enabled */
4202                 if (IS_CRESTLINE(dev))
4203                         I915_WRITE(FW_BLC_SELF, I915_READ(FW_BLC_SELF)
4204                                    & ~FW_BLC_SELF_EN);
4205         }
4206
4207         DRM_DEBUG_KMS("Setting FIFO watermarks - A: 8, B: 8, C: 8, SR %d\n",
4208                       srwm);
4209
4210         /* 965 has limitations... */
4211         I915_WRITE(DSPFW1, (srwm << DSPFW_SR_SHIFT) |
4212                    (8 << 16) | (8 << 8) | (8 << 0));
4213         I915_WRITE(DSPFW2, (8 << 8) | (8 << 0));
4214         /* update cursor SR watermark */
4215         I915_WRITE(DSPFW3, (cursor_sr << DSPFW_CURSOR_SR_SHIFT));
4216 }
4217
4218 static void i9xx_update_wm(struct drm_device *dev)
4219 {
4220         struct drm_i915_private *dev_priv = dev->dev_private;
4221         const struct intel_watermark_params *wm_info;
4222         uint32_t fwater_lo;
4223         uint32_t fwater_hi;
4224         int cwm, srwm = 1;
4225         int fifo_size;
4226         int planea_wm, planeb_wm;
4227         struct drm_crtc *crtc, *enabled = NULL;
4228
4229         if (IS_I945GM(dev))
4230                 wm_info = &i945_wm_info;
4231         else if (!IS_GEN2(dev))
4232                 wm_info = &i915_wm_info;
4233         else
4234                 wm_info = &i855_wm_info;
4235
4236         fifo_size = dev_priv->display.get_fifo_size(dev, 0);
4237         crtc = intel_get_crtc_for_plane(dev, 0);
4238         if (crtc->enabled && crtc->fb) {
4239                 planea_wm = intel_calculate_wm(crtc->mode.clock,
4240                                                wm_info, fifo_size,
4241                                                crtc->fb->bits_per_pixel / 8,
4242                                                latency_ns);
4243                 enabled = crtc;
4244         } else
4245                 planea_wm = fifo_size - wm_info->guard_size;
4246
4247         fifo_size = dev_priv->display.get_fifo_size(dev, 1);
4248         crtc = intel_get_crtc_for_plane(dev, 1);
4249         if (crtc->enabled && crtc->fb) {
4250                 planeb_wm = intel_calculate_wm(crtc->mode.clock,
4251                                                wm_info, fifo_size,
4252                                                crtc->fb->bits_per_pixel / 8,
4253                                                latency_ns);
4254                 if (enabled == NULL)
4255                         enabled = crtc;
4256                 else
4257                         enabled = NULL;
4258         } else
4259                 planeb_wm = fifo_size - wm_info->guard_size;
4260
4261         DRM_DEBUG_KMS("FIFO watermarks - A: %d, B: %d\n", planea_wm, planeb_wm);
4262
4263         /*
4264          * Overlay gets an aggressive default since video jitter is bad.
4265          */
4266         cwm = 2;
4267
4268         /* Play safe and disable self-refresh before adjusting watermarks. */
4269         if (IS_I945G(dev) || IS_I945GM(dev))
4270                 I915_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN_MASK | 0);
4271         else if (IS_I915GM(dev))
4272                 I915_WRITE(INSTPM, I915_READ(INSTPM) & ~INSTPM_SELF_EN);
4273
4274         /* Calc sr entries for one plane configs */
4275         if (HAS_FW_BLC(dev) && enabled) {
4276                 /* self-refresh has much higher latency */
4277                 static const int sr_latency_ns = 6000;
4278                 int clock = enabled->mode.clock;
4279                 int htotal = enabled->mode.htotal;
4280                 int hdisplay = enabled->mode.hdisplay;
4281                 int pixel_size = enabled->fb->bits_per_pixel / 8;
4282                 unsigned long line_time_us;
4283                 int entries;
4284
4285                 line_time_us = (htotal * 1000) / clock;
4286
4287                 /* Use ns/us then divide to preserve precision */
4288                 entries = (((sr_latency_ns / line_time_us) + 1000) / 1000) *
4289                         pixel_size * hdisplay;
4290                 entries = DIV_ROUND_UP(entries, wm_info->cacheline_size);
4291                 DRM_DEBUG_KMS("self-refresh entries: %d\n", entries);
4292                 srwm = wm_info->fifo_size - entries;
4293                 if (srwm < 0)
4294                         srwm = 1;
4295
4296                 if (IS_I945G(dev) || IS_I945GM(dev))
4297                         I915_WRITE(FW_BLC_SELF,
4298                                    FW_BLC_SELF_FIFO_MASK | (srwm & 0xff));
4299                 else if (IS_I915GM(dev))
4300                         I915_WRITE(FW_BLC_SELF, srwm & 0x3f);
4301         }
4302
4303         DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d, B: %d, C: %d, SR %d\n",
4304                       planea_wm, planeb_wm, cwm, srwm);
4305
4306         fwater_lo = ((planeb_wm & 0x3f) << 16) | (planea_wm & 0x3f);
4307         fwater_hi = (cwm & 0x1f);
4308
4309         /* Set request length to 8 cachelines per fetch */
4310         fwater_lo = fwater_lo | (1 << 24) | (1 << 8);
4311         fwater_hi = fwater_hi | (1 << 8);
4312
4313         I915_WRITE(FW_BLC, fwater_lo);
4314         I915_WRITE(FW_BLC2, fwater_hi);
4315
4316         if (HAS_FW_BLC(dev)) {
4317                 if (enabled) {
4318                         if (IS_I945G(dev) || IS_I945GM(dev))
4319                                 I915_WRITE(FW_BLC_SELF,
4320                                            FW_BLC_SELF_EN_MASK | FW_BLC_SELF_EN);
4321                         else if (IS_I915GM(dev))
4322                                 I915_WRITE(INSTPM, I915_READ(INSTPM) | INSTPM_SELF_EN);
4323                         DRM_DEBUG_KMS("memory self refresh enabled\n");
4324                 } else
4325                         DRM_DEBUG_KMS("memory self refresh disabled\n");
4326         }
4327 }
4328
4329 static void i830_update_wm(struct drm_device *dev)
4330 {
4331         struct drm_i915_private *dev_priv = dev->dev_private;
4332         struct drm_crtc *crtc;
4333         uint32_t fwater_lo;
4334         int planea_wm;
4335
4336         crtc = single_enabled_crtc(dev);
4337         if (crtc == NULL)
4338                 return;
4339
4340         planea_wm = intel_calculate_wm(crtc->mode.clock, &i830_wm_info,
4341                                        dev_priv->display.get_fifo_size(dev, 0),
4342                                        crtc->fb->bits_per_pixel / 8,
4343                                        latency_ns);
4344         fwater_lo = I915_READ(FW_BLC) & ~0xfff;
4345         fwater_lo |= (3<<8) | planea_wm;
4346
4347         DRM_DEBUG_KMS("Setting FIFO watermarks - A: %d\n", planea_wm);
4348
4349         I915_WRITE(FW_BLC, fwater_lo);
4350 }
4351
4352 #define ILK_LP0_PLANE_LATENCY           700
4353 #define ILK_LP0_CURSOR_LATENCY          1300
4354
4355 /*
4356  * Check the wm result.
4357  *
4358  * If any calculated watermark values is larger than the maximum value that
4359  * can be programmed into the associated watermark register, that watermark
4360  * must be disabled.
4361  */
4362 static bool ironlake_check_srwm(struct drm_device *dev, int level,
4363                                 int fbc_wm, int display_wm, int cursor_wm,
4364                                 const struct intel_watermark_params *display,
4365                                 const struct intel_watermark_params *cursor)
4366 {
4367         struct drm_i915_private *dev_priv = dev->dev_private;
4368
4369         DRM_DEBUG_KMS("watermark %d: display plane %d, fbc lines %d,"
4370                       " cursor %d\n", level, display_wm, fbc_wm, cursor_wm);
4371
4372         if (fbc_wm > SNB_FBC_MAX_SRWM) {
4373                 DRM_DEBUG_KMS("fbc watermark(%d) is too large(%d), disabling wm%d+\n",
4374                               fbc_wm, SNB_FBC_MAX_SRWM, level);
4375
4376                 /* fbc has it's own way to disable FBC WM */
4377                 I915_WRITE(DISP_ARB_CTL,
4378                            I915_READ(DISP_ARB_CTL) | DISP_FBC_WM_DIS);
4379                 return false;
4380         }
4381
4382         if (display_wm > display->max_wm) {
4383                 DRM_DEBUG_KMS("display watermark(%d) is too large(%d), disabling wm%d+\n",
4384                               display_wm, SNB_DISPLAY_MAX_SRWM, level);
4385                 return false;
4386         }
4387
4388         if (cursor_wm > cursor->max_wm) {
4389                 DRM_DEBUG_KMS("cursor watermark(%d) is too large(%d), disabling wm%d+\n",
4390                               cursor_wm, SNB_CURSOR_MAX_SRWM, level);
4391                 return false;
4392         }
4393
4394         if (!(fbc_wm || display_wm || cursor_wm)) {
4395                 DRM_DEBUG_KMS("latency %d is 0, disabling wm%d+\n", level, level);
4396                 return false;
4397         }
4398
4399         return true;
4400 }
4401
4402 /*
4403  * Compute watermark values of WM[1-3],
4404  */
4405 static bool ironlake_compute_srwm(struct drm_device *dev, int level, int plane,
4406                                   int latency_ns,
4407                                   const struct intel_watermark_params *display,
4408                                   const struct intel_watermark_params *cursor,
4409                                   int *fbc_wm, int *display_wm, int *cursor_wm)
4410 {
4411         struct drm_crtc *crtc;
4412         unsigned long line_time_us;
4413         int hdisplay, htotal, pixel_size, clock;
4414         int line_count, line_size;
4415         int small, large;
4416         int entries;
4417
4418         if (!latency_ns) {
4419                 *fbc_wm = *display_wm = *cursor_wm = 0;
4420                 return false;
4421         }
4422
4423         crtc = intel_get_crtc_for_plane(dev, plane);
4424         hdisplay = crtc->mode.hdisplay;
4425         htotal = crtc->mode.htotal;
4426         clock = crtc->mode.clock;
4427         pixel_size = crtc->fb->bits_per_pixel / 8;
4428
4429         line_time_us = (htotal * 1000) / clock;
4430         line_count = (latency_ns / line_time_us + 1000) / 1000;
4431         line_size = hdisplay * pixel_size;
4432
4433         /* Use the minimum of the small and large buffer method for primary */
4434         small = ((clock * pixel_size / 1000) * latency_ns) / 1000;
4435         large = line_count * line_size;
4436
4437         entries = DIV_ROUND_UP(min(small, large), display->cacheline_size);
4438         *display_wm = entries + display->guard_size;
4439
4440         /*
4441          * Spec says:
4442          * FBC WM = ((Final Primary WM * 64) / number of bytes per line) + 2
4443          */
4444         *fbc_wm = DIV_ROUND_UP(*display_wm * 64, line_size) + 2;
4445
4446         /* calculate the self-refresh watermark for display cursor */
4447         entries = line_count * pixel_size * 64;
4448         entries = DIV_ROUND_UP(entries, cursor->cacheline_size);
4449         *cursor_wm = entries + cursor->guard_size;
4450
4451         return ironlake_check_srwm(dev, level,
4452                                    *fbc_wm, *display_wm, *cursor_wm,
4453                                    display, cursor);
4454 }
4455
4456 static void ironlake_update_wm(struct drm_device *dev)
4457 {
4458         struct drm_i915_private *dev_priv = dev->dev_private;
4459         int fbc_wm, plane_wm, cursor_wm;
4460         unsigned int enabled;
4461
4462         enabled = 0;
4463         if (g4x_compute_wm0(dev, 0,
4464                             &ironlake_display_wm_info,
4465                             ILK_LP0_PLANE_LATENCY,
4466                             &ironlake_cursor_wm_info,
4467                             ILK_LP0_CURSOR_LATENCY,
4468                             &plane_wm, &cursor_wm)) {
4469                 I915_WRITE(WM0_PIPEA_ILK,
4470                            (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4471                 DRM_DEBUG_KMS("FIFO watermarks For pipe A -"
4472                               " plane %d, " "cursor: %d\n",
4473                               plane_wm, cursor_wm);
4474                 enabled |= 1;
4475         }
4476
4477         if (g4x_compute_wm0(dev, 1,
4478                             &ironlake_display_wm_info,
4479                             ILK_LP0_PLANE_LATENCY,
4480                             &ironlake_cursor_wm_info,
4481                             ILK_LP0_CURSOR_LATENCY,
4482                             &plane_wm, &cursor_wm)) {
4483                 I915_WRITE(WM0_PIPEB_ILK,
4484                            (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4485                 DRM_DEBUG_KMS("FIFO watermarks For pipe B -"
4486                               " plane %d, cursor: %d\n",
4487                               plane_wm, cursor_wm);
4488                 enabled |= 2;
4489         }
4490
4491         /*
4492          * Calculate and update the self-refresh watermark only when one
4493          * display plane is used.
4494          */
4495         I915_WRITE(WM3_LP_ILK, 0);
4496         I915_WRITE(WM2_LP_ILK, 0);
4497         I915_WRITE(WM1_LP_ILK, 0);
4498
4499         if (!single_plane_enabled(enabled))
4500                 return;
4501         enabled = ffs(enabled) - 1;
4502
4503         /* WM1 */
4504         if (!ironlake_compute_srwm(dev, 1, enabled,
4505                                    ILK_READ_WM1_LATENCY() * 500,
4506                                    &ironlake_display_srwm_info,
4507                                    &ironlake_cursor_srwm_info,
4508                                    &fbc_wm, &plane_wm, &cursor_wm))
4509                 return;
4510
4511         I915_WRITE(WM1_LP_ILK,
4512                    WM1_LP_SR_EN |
4513                    (ILK_READ_WM1_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4514                    (fbc_wm << WM1_LP_FBC_SHIFT) |
4515                    (plane_wm << WM1_LP_SR_SHIFT) |
4516                    cursor_wm);
4517
4518         /* WM2 */
4519         if (!ironlake_compute_srwm(dev, 2, enabled,
4520                                    ILK_READ_WM2_LATENCY() * 500,
4521                                    &ironlake_display_srwm_info,
4522                                    &ironlake_cursor_srwm_info,
4523                                    &fbc_wm, &plane_wm, &cursor_wm))
4524                 return;
4525
4526         I915_WRITE(WM2_LP_ILK,
4527                    WM2_LP_EN |
4528                    (ILK_READ_WM2_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4529                    (fbc_wm << WM1_LP_FBC_SHIFT) |
4530                    (plane_wm << WM1_LP_SR_SHIFT) |
4531                    cursor_wm);
4532
4533         /*
4534          * WM3 is unsupported on ILK, probably because we don't have latency
4535          * data for that power state
4536          */
4537 }
4538
4539 static void sandybridge_update_wm(struct drm_device *dev)
4540 {
4541         struct drm_i915_private *dev_priv = dev->dev_private;
4542         int latency = SNB_READ_WM0_LATENCY() * 100;     /* In unit 0.1us */
4543         int fbc_wm, plane_wm, cursor_wm;
4544         unsigned int enabled;
4545
4546         enabled = 0;
4547         if (g4x_compute_wm0(dev, 0,
4548                             &sandybridge_display_wm_info, latency,
4549                             &sandybridge_cursor_wm_info, latency,
4550                             &plane_wm, &cursor_wm)) {
4551                 I915_WRITE(WM0_PIPEA_ILK,
4552                            (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4553                 DRM_DEBUG_KMS("FIFO watermarks For pipe A -"
4554                               " plane %d, " "cursor: %d\n",
4555                               plane_wm, cursor_wm);
4556                 enabled |= 1;
4557         }
4558
4559         if (g4x_compute_wm0(dev, 1,
4560                             &sandybridge_display_wm_info, latency,
4561                             &sandybridge_cursor_wm_info, latency,
4562                             &plane_wm, &cursor_wm)) {
4563                 I915_WRITE(WM0_PIPEB_ILK,
4564                            (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4565                 DRM_DEBUG_KMS("FIFO watermarks For pipe B -"
4566                               " plane %d, cursor: %d\n",
4567                               plane_wm, cursor_wm);
4568                 enabled |= 2;
4569         }
4570
4571         /* IVB has 3 pipes */
4572         if (IS_IVYBRIDGE(dev) &&
4573             g4x_compute_wm0(dev, 2,
4574                             &sandybridge_display_wm_info, latency,
4575                             &sandybridge_cursor_wm_info, latency,
4576                             &plane_wm, &cursor_wm)) {
4577                 I915_WRITE(WM0_PIPEC_IVB,
4578                            (plane_wm << WM0_PIPE_PLANE_SHIFT) | cursor_wm);
4579                 DRM_DEBUG_KMS("FIFO watermarks For pipe C -"
4580                               " plane %d, cursor: %d\n",
4581                               plane_wm, cursor_wm);
4582                 enabled |= 3;
4583         }
4584
4585         /*
4586          * Calculate and update the self-refresh watermark only when one
4587          * display plane is used.
4588          *
4589          * SNB support 3 levels of watermark.
4590          *
4591          * WM1/WM2/WM2 watermarks have to be enabled in the ascending order,
4592          * and disabled in the descending order
4593          *
4594          */
4595         I915_WRITE(WM3_LP_ILK, 0);
4596         I915_WRITE(WM2_LP_ILK, 0);
4597         I915_WRITE(WM1_LP_ILK, 0);
4598
4599         if (!single_plane_enabled(enabled))
4600                 return;
4601         enabled = ffs(enabled) - 1;
4602
4603         /* WM1 */
4604         if (!ironlake_compute_srwm(dev, 1, enabled,
4605                                    SNB_READ_WM1_LATENCY() * 500,
4606                                    &sandybridge_display_srwm_info,
4607                                    &sandybridge_cursor_srwm_info,
4608                                    &fbc_wm, &plane_wm, &cursor_wm))
4609                 return;
4610
4611         I915_WRITE(WM1_LP_ILK,
4612                    WM1_LP_SR_EN |
4613                    (SNB_READ_WM1_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4614                    (fbc_wm << WM1_LP_FBC_SHIFT) |
4615                    (plane_wm << WM1_LP_SR_SHIFT) |
4616                    cursor_wm);
4617
4618         /* WM2 */
4619         if (!ironlake_compute_srwm(dev, 2, enabled,
4620                                    SNB_READ_WM2_LATENCY() * 500,
4621                                    &sandybridge_display_srwm_info,
4622                                    &sandybridge_cursor_srwm_info,
4623                                    &fbc_wm, &plane_wm, &cursor_wm))
4624                 return;
4625
4626         I915_WRITE(WM2_LP_ILK,
4627                    WM2_LP_EN |
4628                    (SNB_READ_WM2_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4629                    (fbc_wm << WM1_LP_FBC_SHIFT) |
4630                    (plane_wm << WM1_LP_SR_SHIFT) |
4631                    cursor_wm);
4632
4633         /* WM3 */
4634         if (!ironlake_compute_srwm(dev, 3, enabled,
4635                                    SNB_READ_WM3_LATENCY() * 500,
4636                                    &sandybridge_display_srwm_info,
4637                                    &sandybridge_cursor_srwm_info,
4638                                    &fbc_wm, &plane_wm, &cursor_wm))
4639                 return;
4640
4641         I915_WRITE(WM3_LP_ILK,
4642                    WM3_LP_EN |
4643                    (SNB_READ_WM3_LATENCY() << WM1_LP_LATENCY_SHIFT) |
4644                    (fbc_wm << WM1_LP_FBC_SHIFT) |
4645                    (plane_wm << WM1_LP_SR_SHIFT) |
4646                    cursor_wm);
4647 }
4648
4649 /**
4650  * intel_update_watermarks - update FIFO watermark values based on current modes
4651  *
4652  * Calculate watermark values for the various WM regs based on current mode
4653  * and plane configuration.
4654  *
4655  * There are several cases to deal with here:
4656  *   - normal (i.e. non-self-refresh)
4657  *   - self-refresh (SR) mode
4658  *   - lines are large relative to FIFO size (buffer can hold up to 2)
4659  *   - lines are small relative to FIFO size (buffer can hold more than 2
4660  *     lines), so need to account for TLB latency
4661  *
4662  *   The normal calculation is:
4663  *     watermark = dotclock * bytes per pixel * latency
4664  *   where latency is platform & configuration dependent (we assume pessimal
4665  *   values here).
4666  *
4667  *   The SR calculation is:
4668  *     watermark = (trunc(latency/line time)+1) * surface width *
4669  *       bytes per pixel
4670  *   where
4671  *     line time = htotal / dotclock
4672  *     surface width = hdisplay for normal plane and 64 for cursor
4673  *   and latency is assumed to be high, as above.
4674  *
4675  * The final value programmed to the register should always be rounded up,
4676  * and include an extra 2 entries to account for clock crossings.
4677  *
4678  * We don't use the sprite, so we can ignore that.  And on Crestline we have
4679  * to set the non-SR watermarks to 8.
4680  */
4681 static void intel_update_watermarks(struct drm_device *dev)
4682 {
4683         struct drm_i915_private *dev_priv = dev->dev_private;
4684
4685         if (dev_priv->display.update_wm)
4686                 dev_priv->display.update_wm(dev);
4687 }
4688
4689 static inline bool intel_panel_use_ssc(struct drm_i915_private *dev_priv)
4690 {
4691         if (i915_panel_use_ssc >= 0)
4692                 return i915_panel_use_ssc != 0;
4693         return dev_priv->lvds_use_ssc
4694                 && !(dev_priv->quirks & QUIRK_LVDS_SSC_DISABLE);
4695 }
4696
4697 /**
4698  * intel_choose_pipe_bpp_dither - figure out what color depth the pipe should send
4699  * @crtc: CRTC structure
4700  * @mode: requested mode
4701  *
4702  * A pipe may be connected to one or more outputs.  Based on the depth of the
4703  * attached framebuffer, choose a good color depth to use on the pipe.
4704  *
4705  * If possible, match the pipe depth to the fb depth.  In some cases, this
4706  * isn't ideal, because the connected output supports a lesser or restricted
4707  * set of depths.  Resolve that here:
4708  *    LVDS typically supports only 6bpc, so clamp down in that case
4709  *    HDMI supports only 8bpc or 12bpc, so clamp to 8bpc with dither for 10bpc
4710  *    Displays may support a restricted set as well, check EDID and clamp as
4711  *      appropriate.
4712  *    DP may want to dither down to 6bpc to fit larger modes
4713  *
4714  * RETURNS:
4715  * Dithering requirement (i.e. false if display bpc and pipe bpc match,
4716  * true if they don't match).
4717  */
4718 static bool intel_choose_pipe_bpp_dither(struct drm_crtc *crtc,
4719                                          unsigned int *pipe_bpp,
4720                                          struct drm_display_mode *mode)
4721 {
4722         struct drm_device *dev = crtc->dev;
4723         struct drm_i915_private *dev_priv = dev->dev_private;
4724         struct drm_encoder *encoder;
4725         struct drm_connector *connector;
4726         unsigned int display_bpc = UINT_MAX, bpc;
4727
4728         /* Walk the encoders & connectors on this crtc, get min bpc */
4729         list_for_each_entry(encoder, &dev->mode_config.encoder_list, head) {
4730                 struct intel_encoder *intel_encoder = to_intel_encoder(encoder);
4731
4732                 if (encoder->crtc != crtc)
4733                         continue;
4734
4735                 if (intel_encoder->type == INTEL_OUTPUT_LVDS) {
4736                         unsigned int lvds_bpc;
4737
4738                         if ((I915_READ(PCH_LVDS) & LVDS_A3_POWER_MASK) ==
4739                             LVDS_A3_POWER_UP)
4740                                 lvds_bpc = 8;
4741                         else
4742                                 lvds_bpc = 6;
4743
4744                         if (lvds_bpc < display_bpc) {
4745                                 DRM_DEBUG_KMS("clamping display bpc (was %d) to LVDS (%d)\n", display_bpc, lvds_bpc);
4746                                 display_bpc = lvds_bpc;
4747                         }
4748                         continue;
4749                 }
4750
4751                 /* Not one of the known troublemakers, check the EDID */
4752                 list_for_each_entry(connector, &dev->mode_config.connector_list,
4753                                     head) {
4754                         if (connector->encoder != encoder)
4755                                 continue;
4756
4757                         /* Don't use an invalid EDID bpc value */
4758                         if (connector->display_info.bpc &&
4759                             connector->display_info.bpc < display_bpc) {
4760                                 DRM_DEBUG_KMS("clamping display bpc (was %d) to EDID reported max of %d\n", display_bpc, connector->display_info.bpc);
4761                                 display_bpc = connector->display_info.bpc;
4762                         }
4763                 }
4764
4765                 /*
4766                  * HDMI is either 12 or 8, so if the display lets 10bpc sneak
4767                  * through, clamp it down.  (Note: >12bpc will be caught below.)
4768                  */
4769                 if (intel_encoder->type == INTEL_OUTPUT_HDMI) {
4770                         if (display_bpc > 8 && display_bpc < 12) {
4771                                 DRM_DEBUG_KMS("forcing bpc to 12 for HDMI\n");
4772                                 display_bpc = 12;
4773                         } else {
4774                                 DRM_DEBUG_KMS("forcing bpc to 8 for HDMI\n");
4775                                 display_bpc = 8;
4776                         }
4777                 }
4778         }
4779
4780         if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
4781                 DRM_DEBUG_KMS("Dithering DP to 6bpc\n");
4782                 display_bpc = 6;
4783         }
4784
4785         /*
4786          * We could just drive the pipe at the highest bpc all the time and
4787          * enable dithering as needed, but that costs bandwidth.  So choose
4788          * the minimum value that expresses the full color range of the fb but
4789          * also stays within the max display bpc discovered above.
4790          */
4791
4792         switch (crtc->fb->depth) {
4793         case 8:
4794                 bpc = 8; /* since we go through a colormap */
4795                 break;
4796         case 15:
4797         case 16:
4798                 bpc = 6; /* min is 18bpp */
4799                 break;
4800         case 24:
4801                 bpc = 8;
4802                 break;
4803         case 30:
4804                 bpc = 10;
4805                 break;
4806         case 48:
4807                 bpc = 12;
4808                 break;
4809         default:
4810                 DRM_DEBUG("unsupported depth, assuming 24 bits\n");
4811                 bpc = min((unsigned int)8, display_bpc);
4812                 break;
4813         }
4814
4815         display_bpc = min(display_bpc, bpc);
4816
4817         DRM_DEBUG_KMS("setting pipe bpc to %d (max display bpc %d)\n",
4818                       bpc, display_bpc);
4819
4820         *pipe_bpp = display_bpc * 3;
4821
4822         return display_bpc != bpc;
4823 }
4824
4825 static int i9xx_crtc_mode_set(struct drm_crtc *crtc,
4826                               struct drm_display_mode *mode,
4827                               struct drm_display_mode *adjusted_mode,
4828                               int x, int y,
4829                               struct drm_framebuffer *old_fb)
4830 {
4831         struct drm_device *dev = crtc->dev;
4832         struct drm_i915_private *dev_priv = dev->dev_private;
4833         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
4834         int pipe = intel_crtc->pipe;
4835         int plane = intel_crtc->plane;
4836         int refclk, num_connectors = 0;
4837         intel_clock_t clock, reduced_clock;
4838         u32 dpll, fp = 0, fp2 = 0, dspcntr, pipeconf;
4839         bool ok, has_reduced_clock = false, is_sdvo = false, is_dvo = false;
4840         bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false;
4841         struct drm_mode_config *mode_config = &dev->mode_config;
4842         struct intel_encoder *encoder;
4843         const intel_limit_t *limit;
4844         int ret;
4845         u32 temp;
4846         u32 lvds_sync = 0;
4847
4848         list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
4849                 if (encoder->base.crtc != crtc)
4850                         continue;
4851
4852                 switch (encoder->type) {
4853                 case INTEL_OUTPUT_LVDS:
4854                         is_lvds = true;
4855                         break;
4856                 case INTEL_OUTPUT_SDVO:
4857                 case INTEL_OUTPUT_HDMI:
4858                         is_sdvo = true;
4859                         if (encoder->needs_tv_clock)
4860                                 is_tv = true;
4861                         break;
4862                 case INTEL_OUTPUT_DVO:
4863                         is_dvo = true;
4864                         break;
4865                 case INTEL_OUTPUT_TVOUT:
4866                         is_tv = true;
4867                         break;
4868                 case INTEL_OUTPUT_ANALOG:
4869                         is_crt = true;
4870                         break;
4871                 case INTEL_OUTPUT_DISPLAYPORT:
4872                         is_dp = true;
4873                         break;
4874                 }
4875
4876                 num_connectors++;
4877         }
4878
4879         if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
4880                 refclk = dev_priv->lvds_ssc_freq * 1000;
4881                 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
4882                               refclk / 1000);
4883         } else if (!IS_GEN2(dev)) {
4884                 refclk = 96000;
4885         } else {
4886                 refclk = 48000;
4887         }
4888
4889         /*
4890          * Returns a set of divisors for the desired target clock with the given
4891          * refclk, or FALSE.  The returned values represent the clock equation:
4892          * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
4893          */
4894         limit = intel_limit(crtc, refclk);
4895         ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, &clock);
4896         if (!ok) {
4897                 DRM_ERROR("Couldn't find PLL settings for mode!\n");
4898                 return -EINVAL;
4899         }
4900
4901         /* Ensure that the cursor is valid for the new mode before changing... */
4902         intel_crtc_update_cursor(crtc, true);
4903
4904         if (is_lvds && dev_priv->lvds_downclock_avail) {
4905                 has_reduced_clock = limit->find_pll(limit, crtc,
4906                                                     dev_priv->lvds_downclock,
4907                                                     refclk,
4908                                                     &reduced_clock);
4909                 if (has_reduced_clock && (clock.p != reduced_clock.p)) {
4910                         /*
4911                          * If the different P is found, it means that we can't
4912                          * switch the display clock by using the FP0/FP1.
4913                          * In such case we will disable the LVDS downclock
4914                          * feature.
4915                          */
4916                         DRM_DEBUG_KMS("Different P is found for "
4917                                       "LVDS clock/downclock\n");
4918                         has_reduced_clock = 0;
4919                 }
4920         }
4921         /* SDVO TV has fixed PLL values depend on its clock range,
4922            this mirrors vbios setting. */
4923         if (is_sdvo && is_tv) {
4924                 if (adjusted_mode->clock >= 100000
4925                     && adjusted_mode->clock < 140500) {
4926                         clock.p1 = 2;
4927                         clock.p2 = 10;
4928                         clock.n = 3;
4929                         clock.m1 = 16;
4930                         clock.m2 = 8;
4931                 } else if (adjusted_mode->clock >= 140500
4932                            && adjusted_mode->clock <= 200000) {
4933                         clock.p1 = 1;
4934                         clock.p2 = 10;
4935                         clock.n = 6;
4936                         clock.m1 = 12;
4937                         clock.m2 = 8;
4938                 }
4939         }
4940
4941         if (IS_PINEVIEW(dev)) {
4942                 fp = (1 << clock.n) << 16 | clock.m1 << 8 | clock.m2;
4943                 if (has_reduced_clock)
4944                         fp2 = (1 << reduced_clock.n) << 16 |
4945                                 reduced_clock.m1 << 8 | reduced_clock.m2;
4946         } else {
4947                 fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
4948                 if (has_reduced_clock)
4949                         fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
4950                                 reduced_clock.m2;
4951         }
4952
4953         dpll = DPLL_VGA_MODE_DIS;
4954
4955         if (!IS_GEN2(dev)) {
4956                 if (is_lvds)
4957                         dpll |= DPLLB_MODE_LVDS;
4958                 else
4959                         dpll |= DPLLB_MODE_DAC_SERIAL;
4960                 if (is_sdvo) {
4961                         int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
4962                         if (pixel_multiplier > 1) {
4963                                 if (IS_I945G(dev) || IS_I945GM(dev) || IS_G33(dev))
4964                                         dpll |= (pixel_multiplier - 1) << SDVO_MULTIPLIER_SHIFT_HIRES;
4965                         }
4966                         dpll |= DPLL_DVO_HIGH_SPEED;
4967                 }
4968                 if (is_dp)
4969                         dpll |= DPLL_DVO_HIGH_SPEED;
4970
4971                 /* compute bitmask from p1 value */
4972                 if (IS_PINEVIEW(dev))
4973                         dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW;
4974                 else {
4975                         dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4976                         if (IS_G4X(dev) && has_reduced_clock)
4977                                 dpll |= (1 << (reduced_clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
4978                 }
4979                 switch (clock.p2) {
4980                 case 5:
4981                         dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
4982                         break;
4983                 case 7:
4984                         dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
4985                         break;
4986                 case 10:
4987                         dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
4988                         break;
4989                 case 14:
4990                         dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
4991                         break;
4992                 }
4993                 if (INTEL_INFO(dev)->gen >= 4)
4994                         dpll |= (6 << PLL_LOAD_PULSE_PHASE_SHIFT);
4995         } else {
4996                 if (is_lvds) {
4997                         dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
4998                 } else {
4999                         if (clock.p1 == 2)
5000                                 dpll |= PLL_P1_DIVIDE_BY_TWO;
5001                         else
5002                                 dpll |= (clock.p1 - 2) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5003                         if (clock.p2 == 4)
5004                                 dpll |= PLL_P2_DIVIDE_BY_4;
5005                 }
5006         }
5007
5008         if (is_sdvo && is_tv)
5009                 dpll |= PLL_REF_INPUT_TVCLKINBC;
5010         else if (is_tv)
5011                 /* XXX: just matching BIOS for now */
5012                 /*      dpll |= PLL_REF_INPUT_TVCLKINBC; */
5013                 dpll |= 3;
5014         else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
5015                 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
5016         else
5017                 dpll |= PLL_REF_INPUT_DREFCLK;
5018
5019         /* setup pipeconf */
5020         pipeconf = I915_READ(PIPECONF(pipe));
5021
5022         /* Set up the display plane register */
5023         dspcntr = DISPPLANE_GAMMA_ENABLE;
5024
5025         /* Ironlake's plane is forced to pipe, bit 24 is to
5026            enable color space conversion */
5027         if (pipe == 0)
5028                 dspcntr &= ~DISPPLANE_SEL_PIPE_MASK;
5029         else
5030                 dspcntr |= DISPPLANE_SEL_PIPE_B;
5031
5032         if (pipe == 0 && INTEL_INFO(dev)->gen < 4) {
5033                 /* Enable pixel doubling when the dot clock is > 90% of the (display)
5034                  * core speed.
5035                  *
5036                  * XXX: No double-wide on 915GM pipe B. Is that the only reason for the
5037                  * pipe == 0 check?
5038                  */
5039                 if (mode->clock >
5040                     dev_priv->display.get_display_clock_speed(dev) * 9 / 10)
5041                         pipeconf |= PIPECONF_DOUBLE_WIDE;
5042                 else
5043                         pipeconf &= ~PIPECONF_DOUBLE_WIDE;
5044         }
5045
5046         /* default to 8bpc */
5047         pipeconf &= ~(PIPECONF_BPP_MASK | PIPECONF_DITHER_EN);
5048         if (is_dp) {
5049                 if (mode->private_flags & INTEL_MODE_DP_FORCE_6BPC) {
5050                         pipeconf |= PIPECONF_BPP_6 |
5051                                     PIPECONF_DITHER_EN |
5052                                     PIPECONF_DITHER_TYPE_SP;
5053                 }
5054         }
5055
5056         dpll |= DPLL_VCO_ENABLE;
5057
5058         DRM_DEBUG_KMS("Mode for pipe %c:\n", pipe == 0 ? 'A' : 'B');
5059         drm_mode_debug_printmodeline(mode);
5060
5061         I915_WRITE(FP0(pipe), fp);
5062         I915_WRITE(DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
5063
5064         POSTING_READ(DPLL(pipe));
5065         udelay(150);
5066
5067         /* The LVDS pin pair needs to be on before the DPLLs are enabled.
5068          * This is an exception to the general rule that mode_set doesn't turn
5069          * things on.
5070          */
5071         if (is_lvds) {
5072                 temp = I915_READ(LVDS);
5073                 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
5074                 if (pipe == 1) {
5075                         temp |= LVDS_PIPEB_SELECT;
5076                 } else {
5077                         temp &= ~LVDS_PIPEB_SELECT;
5078                 }
5079                 /* set the corresponsding LVDS_BORDER bit */
5080                 temp |= dev_priv->lvds_border_bits;
5081                 /* Set the B0-B3 data pairs corresponding to whether we're going to
5082                  * set the DPLLs for dual-channel mode or not.
5083                  */
5084                 if (clock.p2 == 7)
5085                         temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
5086                 else
5087                         temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
5088
5089                 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
5090                  * appropriately here, but we need to look more thoroughly into how
5091                  * panels behave in the two modes.
5092                  */
5093                 /* set the dithering flag on LVDS as needed */
5094                 if (INTEL_INFO(dev)->gen >= 4) {
5095                         if (dev_priv->lvds_dither)
5096                                 temp |= LVDS_ENABLE_DITHER;
5097                         else
5098                                 temp &= ~LVDS_ENABLE_DITHER;
5099                 }
5100                 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
5101                         lvds_sync |= LVDS_HSYNC_POLARITY;
5102                 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
5103                         lvds_sync |= LVDS_VSYNC_POLARITY;
5104                 if ((temp & (LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY))
5105                     != lvds_sync) {
5106                         char flags[2] = "-+";
5107                         DRM_INFO("Changing LVDS panel from "
5108                                  "(%chsync, %cvsync) to (%chsync, %cvsync)\n",
5109                                  flags[!(temp & LVDS_HSYNC_POLARITY)],
5110                                  flags[!(temp & LVDS_VSYNC_POLARITY)],
5111                                  flags[!(lvds_sync & LVDS_HSYNC_POLARITY)],
5112                                  flags[!(lvds_sync & LVDS_VSYNC_POLARITY)]);
5113                         temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
5114                         temp |= lvds_sync;
5115                 }
5116                 I915_WRITE(LVDS, temp);
5117         }
5118
5119         if (is_dp) {
5120                 intel_dp_set_m_n(crtc, mode, adjusted_mode);
5121         }
5122
5123         I915_WRITE(DPLL(pipe), dpll);
5124
5125         /* Wait for the clocks to stabilize. */
5126         POSTING_READ(DPLL(pipe));
5127         udelay(150);
5128
5129         if (INTEL_INFO(dev)->gen >= 4) {
5130                 temp = 0;
5131                 if (is_sdvo) {
5132                         temp = intel_mode_get_pixel_multiplier(adjusted_mode);
5133                         if (temp > 1)
5134                                 temp = (temp - 1) << DPLL_MD_UDI_MULTIPLIER_SHIFT;
5135                         else
5136                                 temp = 0;
5137                 }
5138                 I915_WRITE(DPLL_MD(pipe), temp);
5139         } else {
5140                 /* The pixel multiplier can only be updated once the
5141                  * DPLL is enabled and the clocks are stable.
5142                  *
5143                  * So write it again.
5144                  */
5145                 I915_WRITE(DPLL(pipe), dpll);
5146         }
5147
5148         intel_crtc->lowfreq_avail = false;
5149         if (is_lvds && has_reduced_clock && i915_powersave) {
5150                 I915_WRITE(FP1(pipe), fp2);
5151                 intel_crtc->lowfreq_avail = true;
5152                 if (HAS_PIPE_CXSR(dev)) {
5153                         DRM_DEBUG_KMS("enabling CxSR downclocking\n");
5154                         pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
5155                 }
5156         } else {
5157                 I915_WRITE(FP1(pipe), fp);
5158                 if (HAS_PIPE_CXSR(dev)) {
5159                         DRM_DEBUG_KMS("disabling CxSR downclocking\n");
5160                         pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
5161                 }
5162         }
5163
5164         if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
5165                 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
5166                 /* the chip adds 2 halflines automatically */
5167                 adjusted_mode->crtc_vdisplay -= 1;
5168                 adjusted_mode->crtc_vtotal -= 1;
5169                 adjusted_mode->crtc_vblank_start -= 1;
5170                 adjusted_mode->crtc_vblank_end -= 1;
5171                 adjusted_mode->crtc_vsync_end -= 1;
5172                 adjusted_mode->crtc_vsync_start -= 1;
5173         } else
5174                 pipeconf &= ~PIPECONF_INTERLACE_W_FIELD_INDICATION; /* progressive */
5175
5176         I915_WRITE(HTOTAL(pipe),
5177                    (adjusted_mode->crtc_hdisplay - 1) |
5178                    ((adjusted_mode->crtc_htotal - 1) << 16));
5179         I915_WRITE(HBLANK(pipe),
5180                    (adjusted_mode->crtc_hblank_start - 1) |
5181                    ((adjusted_mode->crtc_hblank_end - 1) << 16));
5182         I915_WRITE(HSYNC(pipe),
5183                    (adjusted_mode->crtc_hsync_start - 1) |
5184                    ((adjusted_mode->crtc_hsync_end - 1) << 16));
5185
5186         I915_WRITE(VTOTAL(pipe),
5187                    (adjusted_mode->crtc_vdisplay - 1) |
5188                    ((adjusted_mode->crtc_vtotal - 1) << 16));
5189         I915_WRITE(VBLANK(pipe),
5190                    (adjusted_mode->crtc_vblank_start - 1) |
5191                    ((adjusted_mode->crtc_vblank_end - 1) << 16));
5192         I915_WRITE(VSYNC(pipe),
5193                    (adjusted_mode->crtc_vsync_start - 1) |
5194                    ((adjusted_mode->crtc_vsync_end - 1) << 16));
5195
5196         /* pipesrc and dspsize control the size that is scaled from,
5197          * which should always be the user's requested size.
5198          */
5199         I915_WRITE(DSPSIZE(plane),
5200                    ((mode->vdisplay - 1) << 16) |
5201                    (mode->hdisplay - 1));
5202         I915_WRITE(DSPPOS(plane), 0);
5203         I915_WRITE(PIPESRC(pipe),
5204                    ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
5205
5206         I915_WRITE(PIPECONF(pipe), pipeconf);
5207         POSTING_READ(PIPECONF(pipe));
5208         intel_enable_pipe(dev_priv, pipe, false);
5209
5210         intel_wait_for_vblank(dev, pipe);
5211
5212         I915_WRITE(DSPCNTR(plane), dspcntr);
5213         POSTING_READ(DSPCNTR(plane));
5214         intel_enable_plane(dev_priv, plane, pipe);
5215
5216         ret = intel_pipe_set_base(crtc, x, y, old_fb);
5217
5218         intel_update_watermarks(dev);
5219
5220         return ret;
5221 }
5222
5223 /*
5224  * Initialize reference clocks when the driver loads
5225  */
5226 void ironlake_init_pch_refclk(struct drm_device *dev)
5227 {
5228         struct drm_i915_private *dev_priv = dev->dev_private;
5229         struct drm_mode_config *mode_config = &dev->mode_config;
5230         struct intel_encoder *encoder;
5231         u32 temp;
5232         bool has_lvds = false;
5233         bool has_cpu_edp = false;
5234         bool has_pch_edp = false;
5235         bool has_panel = false;
5236         bool has_ck505 = false;
5237         bool can_ssc = false;
5238
5239         /* We need to take the global config into account */
5240         list_for_each_entry(encoder, &mode_config->encoder_list,
5241                             base.head) {
5242                 switch (encoder->type) {
5243                 case INTEL_OUTPUT_LVDS:
5244                         has_panel = true;
5245                         has_lvds = true;
5246                         break;
5247                 case INTEL_OUTPUT_EDP:
5248                         has_panel = true;
5249                         if (intel_encoder_is_pch_edp(&encoder->base))
5250                                 has_pch_edp = true;
5251                         else
5252                                 has_cpu_edp = true;
5253                         break;
5254                 }
5255         }
5256
5257         if (HAS_PCH_IBX(dev)) {
5258                 has_ck505 = dev_priv->display_clock_mode;
5259                 can_ssc = has_ck505;
5260         } else {
5261                 has_ck505 = false;
5262                 can_ssc = true;
5263         }
5264
5265         DRM_DEBUG_KMS("has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n",
5266                       has_panel, has_lvds, has_pch_edp, has_cpu_edp,
5267                       has_ck505);
5268
5269         /* Ironlake: try to setup display ref clock before DPLL
5270          * enabling. This is only under driver's control after
5271          * PCH B stepping, previous chipset stepping should be
5272          * ignoring this setting.
5273          */
5274         temp = I915_READ(PCH_DREF_CONTROL);
5275         /* Always enable nonspread source */
5276         temp &= ~DREF_NONSPREAD_SOURCE_MASK;
5277
5278         if (has_ck505)
5279                 temp |= DREF_NONSPREAD_CK505_ENABLE;
5280         else
5281                 temp |= DREF_NONSPREAD_SOURCE_ENABLE;
5282
5283         if (has_panel) {
5284                 temp &= ~DREF_SSC_SOURCE_MASK;
5285                 temp |= DREF_SSC_SOURCE_ENABLE;
5286
5287                 /* SSC must be turned on before enabling the CPU output  */
5288                 if (intel_panel_use_ssc(dev_priv) && can_ssc) {
5289                         DRM_DEBUG_KMS("Using SSC on panel\n");
5290                         temp |= DREF_SSC1_ENABLE;
5291                 }
5292
5293                 /* Get SSC going before enabling the outputs */
5294                 I915_WRITE(PCH_DREF_CONTROL, temp);
5295                 POSTING_READ(PCH_DREF_CONTROL);
5296                 udelay(200);
5297
5298                 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
5299
5300                 /* Enable CPU source on CPU attached eDP */
5301                 if (has_cpu_edp) {
5302                         if (intel_panel_use_ssc(dev_priv) && can_ssc) {
5303                                 DRM_DEBUG_KMS("Using SSC on eDP\n");
5304                                 temp |= DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD;
5305                         }
5306                         else
5307                                 temp |= DREF_CPU_SOURCE_OUTPUT_NONSPREAD;
5308                 } else
5309                         temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
5310
5311                 I915_WRITE(PCH_DREF_CONTROL, temp);
5312                 POSTING_READ(PCH_DREF_CONTROL);
5313                 udelay(200);
5314         } else {
5315                 DRM_DEBUG_KMS("Disabling SSC entirely\n");
5316
5317                 temp &= ~DREF_CPU_SOURCE_OUTPUT_MASK;
5318
5319                 /* Turn off CPU output */
5320                 temp |= DREF_CPU_SOURCE_OUTPUT_DISABLE;
5321
5322                 I915_WRITE(PCH_DREF_CONTROL, temp);
5323                 POSTING_READ(PCH_DREF_CONTROL);
5324                 udelay(200);
5325
5326                 /* Turn off the SSC source */
5327                 temp &= ~DREF_SSC_SOURCE_MASK;
5328                 temp |= DREF_SSC_SOURCE_DISABLE;
5329
5330                 /* Turn off SSC1 */
5331                 temp &= ~ DREF_SSC1_ENABLE;
5332
5333                 I915_WRITE(PCH_DREF_CONTROL, temp);
5334                 POSTING_READ(PCH_DREF_CONTROL);
5335                 udelay(200);
5336         }
5337 }
5338
5339 static int ironlake_get_refclk(struct drm_crtc *crtc)
5340 {
5341         struct drm_device *dev = crtc->dev;
5342         struct drm_i915_private *dev_priv = dev->dev_private;
5343         struct intel_encoder *encoder;
5344         struct drm_mode_config *mode_config = &dev->mode_config;
5345         struct intel_encoder *edp_encoder = NULL;
5346         int num_connectors = 0;
5347         bool is_lvds = false;
5348
5349         list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
5350                 if (encoder->base.crtc != crtc)
5351                         continue;
5352
5353                 switch (encoder->type) {
5354                 case INTEL_OUTPUT_LVDS:
5355                         is_lvds = true;
5356                         break;
5357                 case INTEL_OUTPUT_EDP:
5358                         edp_encoder = encoder;
5359                         break;
5360                 }
5361                 num_connectors++;
5362         }
5363
5364         if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2) {
5365                 DRM_DEBUG_KMS("using SSC reference clock of %d MHz\n",
5366                               dev_priv->lvds_ssc_freq);
5367                 return dev_priv->lvds_ssc_freq * 1000;
5368         }
5369
5370         return 120000;
5371 }
5372
5373 static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
5374                                   struct drm_display_mode *mode,
5375                                   struct drm_display_mode *adjusted_mode,
5376                                   int x, int y,
5377                                   struct drm_framebuffer *old_fb)
5378 {
5379         struct drm_device *dev = crtc->dev;
5380         struct drm_i915_private *dev_priv = dev->dev_private;
5381         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5382         int pipe = intel_crtc->pipe;
5383         int plane = intel_crtc->plane;
5384         int refclk, num_connectors = 0;
5385         intel_clock_t clock, reduced_clock;
5386         u32 dpll, fp = 0, fp2 = 0, dspcntr, pipeconf;
5387         bool ok, has_reduced_clock = false, is_sdvo = false;
5388         bool is_crt = false, is_lvds = false, is_tv = false, is_dp = false;
5389         struct intel_encoder *has_edp_encoder = NULL;
5390         struct drm_mode_config *mode_config = &dev->mode_config;
5391         struct intel_encoder *encoder;
5392         const intel_limit_t *limit;
5393         int ret;
5394         struct fdi_m_n m_n = {0};
5395         u32 temp;
5396         u32 lvds_sync = 0;
5397         int target_clock, pixel_multiplier, lane, link_bw, factor;
5398         unsigned int pipe_bpp;
5399         bool dither;
5400
5401         list_for_each_entry(encoder, &mode_config->encoder_list, base.head) {
5402                 if (encoder->base.crtc != crtc)
5403                         continue;
5404
5405                 switch (encoder->type) {
5406                 case INTEL_OUTPUT_LVDS:
5407                         is_lvds = true;
5408                         break;
5409                 case INTEL_OUTPUT_SDVO:
5410                 case INTEL_OUTPUT_HDMI:
5411                         is_sdvo = true;
5412                         if (encoder->needs_tv_clock)
5413                                 is_tv = true;
5414                         break;
5415                 case INTEL_OUTPUT_TVOUT:
5416                         is_tv = true;
5417                         break;
5418                 case INTEL_OUTPUT_ANALOG:
5419                         is_crt = true;
5420                         break;
5421                 case INTEL_OUTPUT_DISPLAYPORT:
5422                         is_dp = true;
5423                         break;
5424                 case INTEL_OUTPUT_EDP:
5425                         has_edp_encoder = encoder;
5426                         break;
5427                 }
5428
5429                 num_connectors++;
5430         }
5431
5432         refclk = ironlake_get_refclk(crtc);
5433
5434         /*
5435          * Returns a set of divisors for the desired target clock with the given
5436          * refclk, or FALSE.  The returned values represent the clock equation:
5437          * reflck * (5 * (m1 + 2) + (m2 + 2)) / (n + 2) / p1 / p2.
5438          */
5439         limit = intel_limit(crtc, refclk);
5440         ok = limit->find_pll(limit, crtc, adjusted_mode->clock, refclk, &clock);
5441         if (!ok) {
5442                 DRM_ERROR("Couldn't find PLL settings for mode!\n");
5443                 return -EINVAL;
5444         }
5445
5446         /* Ensure that the cursor is valid for the new mode before changing... */
5447         intel_crtc_update_cursor(crtc, true);
5448
5449         if (is_lvds && dev_priv->lvds_downclock_avail) {
5450                 has_reduced_clock = limit->find_pll(limit, crtc,
5451                                                     dev_priv->lvds_downclock,
5452                                                     refclk,
5453                                                     &reduced_clock);
5454                 if (has_reduced_clock && (clock.p != reduced_clock.p)) {
5455                         /*
5456                          * If the different P is found, it means that we can't
5457                          * switch the display clock by using the FP0/FP1.
5458                          * In such case we will disable the LVDS downclock
5459                          * feature.
5460                          */
5461                         DRM_DEBUG_KMS("Different P is found for "
5462                                       "LVDS clock/downclock\n");
5463                         has_reduced_clock = 0;
5464                 }
5465         }
5466         /* SDVO TV has fixed PLL values depend on its clock range,
5467            this mirrors vbios setting. */
5468         if (is_sdvo && is_tv) {
5469                 if (adjusted_mode->clock >= 100000
5470                     && adjusted_mode->clock < 140500) {
5471                         clock.p1 = 2;
5472                         clock.p2 = 10;
5473                         clock.n = 3;
5474                         clock.m1 = 16;
5475                         clock.m2 = 8;
5476                 } else if (adjusted_mode->clock >= 140500
5477                            && adjusted_mode->clock <= 200000) {
5478                         clock.p1 = 1;
5479                         clock.p2 = 10;
5480                         clock.n = 6;
5481                         clock.m1 = 12;
5482                         clock.m2 = 8;
5483                 }
5484         }
5485
5486         /* FDI link */
5487         pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
5488         lane = 0;
5489         /* CPU eDP doesn't require FDI link, so just set DP M/N
5490            according to current link config */
5491         if (has_edp_encoder &&
5492             !intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
5493                 target_clock = mode->clock;
5494                 intel_edp_link_config(has_edp_encoder,
5495                                       &lane, &link_bw);
5496         } else {
5497                 /* [e]DP over FDI requires target mode clock
5498                    instead of link clock */
5499                 if (is_dp || intel_encoder_is_pch_edp(&has_edp_encoder->base))
5500                         target_clock = mode->clock;
5501                 else
5502                         target_clock = adjusted_mode->clock;
5503
5504                 /* FDI is a binary signal running at ~2.7GHz, encoding
5505                  * each output octet as 10 bits. The actual frequency
5506                  * is stored as a divider into a 100MHz clock, and the
5507                  * mode pixel clock is stored in units of 1KHz.
5508                  * Hence the bw of each lane in terms of the mode signal
5509                  * is:
5510                  */
5511                 link_bw = intel_fdi_link_freq(dev) * MHz(100)/KHz(1)/10;
5512         }
5513
5514         /* determine panel color depth */
5515         temp = I915_READ(PIPECONF(pipe));
5516         temp &= ~PIPE_BPC_MASK;
5517         dither = intel_choose_pipe_bpp_dither(crtc, &pipe_bpp, mode);
5518         switch (pipe_bpp) {
5519         case 18:
5520                 temp |= PIPE_6BPC;
5521                 break;
5522         case 24:
5523                 temp |= PIPE_8BPC;
5524                 break;
5525         case 30:
5526                 temp |= PIPE_10BPC;
5527                 break;
5528         case 36:
5529                 temp |= PIPE_12BPC;
5530                 break;
5531         default:
5532                 WARN(1, "intel_choose_pipe_bpp returned invalid value %d\n",
5533                         pipe_bpp);
5534                 temp |= PIPE_8BPC;
5535                 pipe_bpp = 24;
5536                 break;
5537         }
5538
5539         intel_crtc->bpp = pipe_bpp;
5540         I915_WRITE(PIPECONF(pipe), temp);
5541
5542         if (!lane) {
5543                 /*
5544                  * Account for spread spectrum to avoid
5545                  * oversubscribing the link. Max center spread
5546                  * is 2.5%; use 5% for safety's sake.
5547                  */
5548                 u32 bps = target_clock * intel_crtc->bpp * 21 / 20;
5549                 lane = bps / (link_bw * 8) + 1;
5550         }
5551
5552         intel_crtc->fdi_lanes = lane;
5553
5554         if (pixel_multiplier > 1)
5555                 link_bw *= pixel_multiplier;
5556         ironlake_compute_m_n(intel_crtc->bpp, lane, target_clock, link_bw,
5557                              &m_n);
5558
5559         fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
5560         if (has_reduced_clock)
5561                 fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
5562                         reduced_clock.m2;
5563
5564         /* Enable autotuning of the PLL clock (if permissible) */
5565         factor = 21;
5566         if (is_lvds) {
5567                 if ((intel_panel_use_ssc(dev_priv) &&
5568                      dev_priv->lvds_ssc_freq == 100) ||
5569                     (I915_READ(PCH_LVDS) & LVDS_CLKB_POWER_MASK) == LVDS_CLKB_POWER_UP)
5570                         factor = 25;
5571         } else if (is_sdvo && is_tv)
5572                 factor = 20;
5573
5574         if (clock.m < factor * clock.n)
5575                 fp |= FP_CB_TUNE;
5576
5577         dpll = 0;
5578
5579         if (is_lvds)
5580                 dpll |= DPLLB_MODE_LVDS;
5581         else
5582                 dpll |= DPLLB_MODE_DAC_SERIAL;
5583         if (is_sdvo) {
5584                 int pixel_multiplier = intel_mode_get_pixel_multiplier(adjusted_mode);
5585                 if (pixel_multiplier > 1) {
5586                         dpll |= (pixel_multiplier - 1) << PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT;
5587                 }
5588                 dpll |= DPLL_DVO_HIGH_SPEED;
5589         }
5590         if (is_dp || intel_encoder_is_pch_edp(&has_edp_encoder->base))
5591                 dpll |= DPLL_DVO_HIGH_SPEED;
5592
5593         /* compute bitmask from p1 value */
5594         dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA01_P1_POST_DIV_SHIFT;
5595         /* also FPA1 */
5596         dpll |= (1 << (clock.p1 - 1)) << DPLL_FPA1_P1_POST_DIV_SHIFT;
5597
5598         switch (clock.p2) {
5599         case 5:
5600                 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_5;
5601                 break;
5602         case 7:
5603                 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_7;
5604                 break;
5605         case 10:
5606                 dpll |= DPLL_DAC_SERIAL_P2_CLOCK_DIV_10;
5607                 break;
5608         case 14:
5609                 dpll |= DPLLB_LVDS_P2_CLOCK_DIV_14;
5610                 break;
5611         }
5612
5613         if (is_sdvo && is_tv)
5614                 dpll |= PLL_REF_INPUT_TVCLKINBC;
5615         else if (is_tv)
5616                 /* XXX: just matching BIOS for now */
5617                 /*      dpll |= PLL_REF_INPUT_TVCLKINBC; */
5618                 dpll |= 3;
5619         else if (is_lvds && intel_panel_use_ssc(dev_priv) && num_connectors < 2)
5620                 dpll |= PLLB_REF_INPUT_SPREADSPECTRUMIN;
5621         else
5622                 dpll |= PLL_REF_INPUT_DREFCLK;
5623
5624         /* setup pipeconf */
5625         pipeconf = I915_READ(PIPECONF(pipe));
5626
5627         /* Set up the display plane register */
5628         dspcntr = DISPPLANE_GAMMA_ENABLE;
5629
5630         DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
5631         drm_mode_debug_printmodeline(mode);
5632
5633         /* PCH eDP needs FDI, but CPU eDP does not */
5634         if (!intel_crtc->no_pll) {
5635                 if (!has_edp_encoder ||
5636                     intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
5637                         I915_WRITE(PCH_FP0(pipe), fp);
5638                         I915_WRITE(PCH_DPLL(pipe), dpll & ~DPLL_VCO_ENABLE);
5639
5640                         POSTING_READ(PCH_DPLL(pipe));
5641                         udelay(150);
5642                 }
5643         } else {
5644                 if (dpll == (I915_READ(PCH_DPLL(0)) & 0x7fffffff) &&
5645                     fp == I915_READ(PCH_FP0(0))) {
5646                         intel_crtc->use_pll_a = true;
5647                         DRM_DEBUG_KMS("using pipe a dpll\n");
5648                 } else if (dpll == (I915_READ(PCH_DPLL(1)) & 0x7fffffff) &&
5649                            fp == I915_READ(PCH_FP0(1))) {
5650                         intel_crtc->use_pll_a = false;
5651                         DRM_DEBUG_KMS("using pipe b dpll\n");
5652                 } else {
5653                         DRM_DEBUG_KMS("no matching PLL configuration for pipe 2\n");
5654                         return -EINVAL;
5655                 }
5656         }
5657
5658         /* The LVDS pin pair needs to be on before the DPLLs are enabled.
5659          * This is an exception to the general rule that mode_set doesn't turn
5660          * things on.
5661          */
5662         if (is_lvds) {
5663                 temp = I915_READ(PCH_LVDS);
5664                 temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
5665                 if (HAS_PCH_CPT(dev)) {
5666                         temp &= ~PORT_TRANS_SEL_MASK;
5667                         temp |= PORT_TRANS_SEL_CPT(pipe);
5668                 } else {
5669                         if (pipe == 1)
5670                                 temp |= LVDS_PIPEB_SELECT;
5671                         else
5672                                 temp &= ~LVDS_PIPEB_SELECT;
5673                 }
5674
5675                 /* set the corresponsding LVDS_BORDER bit */
5676                 temp |= dev_priv->lvds_border_bits;
5677                 /* Set the B0-B3 data pairs corresponding to whether we're going to
5678                  * set the DPLLs for dual-channel mode or not.
5679                  */
5680                 if (clock.p2 == 7)
5681                         temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
5682                 else
5683                         temp &= ~(LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP);
5684
5685                 /* It would be nice to set 24 vs 18-bit mode (LVDS_A3_POWER_UP)
5686                  * appropriately here, but we need to look more thoroughly into how
5687                  * panels behave in the two modes.
5688                  */
5689                 if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
5690                         lvds_sync |= LVDS_HSYNC_POLARITY;
5691                 if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
5692                         lvds_sync |= LVDS_VSYNC_POLARITY;
5693                 if ((temp & (LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY))
5694                     != lvds_sync) {
5695                         char flags[2] = "-+";
5696                         DRM_INFO("Changing LVDS panel from "
5697                                  "(%chsync, %cvsync) to (%chsync, %cvsync)\n",
5698                                  flags[!(temp & LVDS_HSYNC_POLARITY)],
5699                                  flags[!(temp & LVDS_VSYNC_POLARITY)],
5700                                  flags[!(lvds_sync & LVDS_HSYNC_POLARITY)],
5701                                  flags[!(lvds_sync & LVDS_VSYNC_POLARITY)]);
5702                         temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
5703                         temp |= lvds_sync;
5704                 }
5705                 I915_WRITE(PCH_LVDS, temp);
5706         }
5707
5708         pipeconf &= ~PIPECONF_DITHER_EN;
5709         pipeconf &= ~PIPECONF_DITHER_TYPE_MASK;
5710         if ((is_lvds && dev_priv->lvds_dither) || dither) {
5711                 pipeconf |= PIPECONF_DITHER_EN;
5712                 pipeconf |= PIPECONF_DITHER_TYPE_SP;
5713         }
5714         if (is_dp || intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
5715                 intel_dp_set_m_n(crtc, mode, adjusted_mode);
5716         } else {
5717                 /* For non-DP output, clear any trans DP clock recovery setting.*/
5718                 I915_WRITE(TRANSDATA_M1(pipe), 0);
5719                 I915_WRITE(TRANSDATA_N1(pipe), 0);
5720                 I915_WRITE(TRANSDPLINK_M1(pipe), 0);
5721                 I915_WRITE(TRANSDPLINK_N1(pipe), 0);
5722         }
5723
5724         if (!intel_crtc->no_pll &&
5725             (!has_edp_encoder ||
5726              intel_encoder_is_pch_edp(&has_edp_encoder->base))) {
5727                 I915_WRITE(PCH_DPLL(pipe), dpll);
5728
5729                 /* Wait for the clocks to stabilize. */
5730                 POSTING_READ(PCH_DPLL(pipe));
5731                 udelay(150);
5732
5733                 /* The pixel multiplier can only be updated once the
5734                  * DPLL is enabled and the clocks are stable.
5735                  *
5736                  * So write it again.
5737                  */
5738                 I915_WRITE(PCH_DPLL(pipe), dpll);
5739         }
5740
5741         intel_crtc->lowfreq_avail = false;
5742         if (!intel_crtc->no_pll) {
5743                 if (is_lvds && has_reduced_clock && i915_powersave) {
5744                         I915_WRITE(PCH_FP1(pipe), fp2);
5745                         intel_crtc->lowfreq_avail = true;
5746                         if (HAS_PIPE_CXSR(dev)) {
5747                                 DRM_DEBUG_KMS("enabling CxSR downclocking\n");
5748                                 pipeconf |= PIPECONF_CXSR_DOWNCLOCK;
5749                         }
5750                 } else {
5751                         I915_WRITE(PCH_FP1(pipe), fp);
5752                         if (HAS_PIPE_CXSR(dev)) {
5753                                 DRM_DEBUG_KMS("disabling CxSR downclocking\n");
5754                                 pipeconf &= ~PIPECONF_CXSR_DOWNCLOCK;
5755                         }
5756                 }
5757         }
5758
5759         if (adjusted_mode->flags & DRM_MODE_FLAG_INTERLACE) {
5760                 pipeconf |= PIPECONF_INTERLACE_W_FIELD_INDICATION;
5761                 /* the chip adds 2 halflines automatically */
5762                 adjusted_mode->crtc_vdisplay -= 1;
5763                 adjusted_mode->crtc_vtotal -= 1;
5764                 adjusted_mode->crtc_vblank_start -= 1;
5765                 adjusted_mode->crtc_vblank_end -= 1;
5766                 adjusted_mode->crtc_vsync_end -= 1;
5767                 adjusted_mode->crtc_vsync_start -= 1;
5768         } else
5769                 pipeconf &= ~PIPECONF_INTERLACE_W_FIELD_INDICATION; /* progressive */
5770
5771         I915_WRITE(HTOTAL(pipe),
5772                    (adjusted_mode->crtc_hdisplay - 1) |
5773                    ((adjusted_mode->crtc_htotal - 1) << 16));
5774         I915_WRITE(HBLANK(pipe),
5775                    (adjusted_mode->crtc_hblank_start - 1) |
5776                    ((adjusted_mode->crtc_hblank_end - 1) << 16));
5777         I915_WRITE(HSYNC(pipe),
5778                    (adjusted_mode->crtc_hsync_start - 1) |
5779                    ((adjusted_mode->crtc_hsync_end - 1) << 16));
5780
5781         I915_WRITE(VTOTAL(pipe),
5782                    (adjusted_mode->crtc_vdisplay - 1) |
5783                    ((adjusted_mode->crtc_vtotal - 1) << 16));
5784         I915_WRITE(VBLANK(pipe),
5785                    (adjusted_mode->crtc_vblank_start - 1) |
5786                    ((adjusted_mode->crtc_vblank_end - 1) << 16));
5787         I915_WRITE(VSYNC(pipe),
5788                    (adjusted_mode->crtc_vsync_start - 1) |
5789                    ((adjusted_mode->crtc_vsync_end - 1) << 16));
5790
5791         /* pipesrc controls the size that is scaled from, which should
5792          * always be the user's requested size.
5793          */
5794         I915_WRITE(PIPESRC(pipe),
5795                    ((mode->hdisplay - 1) << 16) | (mode->vdisplay - 1));
5796
5797         I915_WRITE(PIPE_DATA_M1(pipe), TU_SIZE(m_n.tu) | m_n.gmch_m);
5798         I915_WRITE(PIPE_DATA_N1(pipe), m_n.gmch_n);
5799         I915_WRITE(PIPE_LINK_M1(pipe), m_n.link_m);
5800         I915_WRITE(PIPE_LINK_N1(pipe), m_n.link_n);
5801
5802         if (has_edp_encoder &&
5803             !intel_encoder_is_pch_edp(&has_edp_encoder->base)) {
5804                 ironlake_set_pll_edp(crtc, adjusted_mode->clock);
5805         }
5806
5807         I915_WRITE(PIPECONF(pipe), pipeconf);
5808         POSTING_READ(PIPECONF(pipe));
5809
5810         intel_wait_for_vblank(dev, pipe);
5811
5812         if (IS_GEN5(dev)) {
5813                 /* enable address swizzle for tiling buffer */
5814                 temp = I915_READ(DISP_ARB_CTL);
5815                 I915_WRITE(DISP_ARB_CTL, temp | DISP_TILE_SURFACE_SWIZZLING);
5816         }
5817
5818         I915_WRITE(DSPCNTR(plane), dspcntr);
5819         POSTING_READ(DSPCNTR(plane));
5820
5821         ret = intel_pipe_set_base(crtc, x, y, old_fb);
5822
5823         intel_update_watermarks(dev);
5824
5825         return ret;
5826 }
5827
5828 static int intel_crtc_mode_set(struct drm_crtc *crtc,
5829                                struct drm_display_mode *mode,
5830                                struct drm_display_mode *adjusted_mode,
5831                                int x, int y,
5832                                struct drm_framebuffer *old_fb)
5833 {
5834         struct drm_device *dev = crtc->dev;
5835         struct drm_i915_private *dev_priv = dev->dev_private;
5836         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5837         int pipe = intel_crtc->pipe;
5838         int ret;
5839
5840         drm_vblank_pre_modeset(dev, pipe);
5841
5842         ret = dev_priv->display.crtc_mode_set(crtc, mode, adjusted_mode,
5843                                               x, y, old_fb);
5844
5845         drm_vblank_post_modeset(dev, pipe);
5846
5847         intel_crtc->dpms_mode = DRM_MODE_DPMS_ON;
5848
5849         return ret;
5850 }
5851
5852 static void g4x_write_eld(struct drm_connector *connector,
5853                           struct drm_crtc *crtc)
5854 {
5855         struct drm_i915_private *dev_priv = connector->dev->dev_private;
5856         uint8_t *eld = connector->eld;
5857         uint32_t eldv;
5858         uint32_t len;
5859         uint32_t i;
5860
5861         i = I915_READ(G4X_AUD_VID_DID);
5862
5863         if (i == INTEL_AUDIO_DEVBLC || i == INTEL_AUDIO_DEVCL)
5864                 eldv = G4X_ELDV_DEVCL_DEVBLC;
5865         else
5866                 eldv = G4X_ELDV_DEVCTG;
5867
5868         i = I915_READ(G4X_AUD_CNTL_ST);
5869         i &= ~(eldv | G4X_ELD_ADDR);
5870         len = (i >> 9) & 0x1f;          /* ELD buffer size */
5871         I915_WRITE(G4X_AUD_CNTL_ST, i);
5872
5873         if (!eld[0])
5874                 return;
5875
5876         len = min_t(uint8_t, eld[2], len);
5877         DRM_DEBUG_DRIVER("ELD size %d\n", len);
5878         for (i = 0; i < len; i++)
5879                 I915_WRITE(G4X_HDMIW_HDMIEDID, *((uint32_t *)eld + i));
5880
5881         i = I915_READ(G4X_AUD_CNTL_ST);
5882         i |= eldv;
5883         I915_WRITE(G4X_AUD_CNTL_ST, i);
5884 }
5885
5886 static void ironlake_write_eld(struct drm_connector *connector,
5887                                      struct drm_crtc *crtc)
5888 {
5889         struct drm_i915_private *dev_priv = connector->dev->dev_private;
5890         uint8_t *eld = connector->eld;
5891         uint32_t eldv;
5892         uint32_t i;
5893         int len;
5894         int hdmiw_hdmiedid;
5895         int aud_cntl_st;
5896         int aud_cntrl_st2;
5897
5898         if (HAS_PCH_IBX(connector->dev)) {
5899                 hdmiw_hdmiedid = GEN5_HDMIW_HDMIEDID_A;
5900                 aud_cntl_st = GEN5_AUD_CNTL_ST_A;
5901                 aud_cntrl_st2 = GEN5_AUD_CNTL_ST2;
5902         } else {
5903                 hdmiw_hdmiedid = GEN7_HDMIW_HDMIEDID_A;
5904                 aud_cntl_st = GEN7_AUD_CNTRL_ST_A;
5905                 aud_cntrl_st2 = GEN7_AUD_CNTRL_ST2;
5906         }
5907
5908         i = to_intel_crtc(crtc)->pipe;
5909         hdmiw_hdmiedid += i * 0x100;
5910         aud_cntl_st += i * 0x100;
5911
5912         DRM_DEBUG_DRIVER("ELD on pipe %c\n", pipe_name(i));
5913
5914         i = I915_READ(aud_cntl_st);
5915         i = (i >> 29) & 0x3;            /* DIP_Port_Select, 0x1 = PortB */
5916         if (!i) {
5917                 DRM_DEBUG_DRIVER("Audio directed to unknown port\n");
5918                 /* operate blindly on all ports */
5919                 eldv = GEN5_ELD_VALIDB;
5920                 eldv |= GEN5_ELD_VALIDB << 4;
5921                 eldv |= GEN5_ELD_VALIDB << 8;
5922         } else {
5923                 DRM_DEBUG_DRIVER("ELD on port %c\n", 'A' + i);
5924                 eldv = GEN5_ELD_VALIDB << ((i - 1) * 4);
5925         }
5926
5927         i = I915_READ(aud_cntrl_st2);
5928         i &= ~eldv;
5929         I915_WRITE(aud_cntrl_st2, i);
5930
5931         if (!eld[0])
5932                 return;
5933
5934         if (intel_pipe_has_type(crtc, INTEL_OUTPUT_DISPLAYPORT)) {
5935                 DRM_DEBUG_DRIVER("ELD: DisplayPort detected\n");
5936                 eld[5] |= (1 << 2);     /* Conn_Type, 0x1 = DisplayPort */
5937         }
5938
5939         i = I915_READ(aud_cntl_st);
5940         i &= ~GEN5_ELD_ADDRESS;
5941         I915_WRITE(aud_cntl_st, i);
5942
5943         len = min_t(uint8_t, eld[2], 21);       /* 84 bytes of hw ELD buffer */
5944         DRM_DEBUG_DRIVER("ELD size %d\n", len);
5945         for (i = 0; i < len; i++)
5946                 I915_WRITE(hdmiw_hdmiedid, *((uint32_t *)eld + i));
5947
5948         i = I915_READ(aud_cntrl_st2);
5949         i |= eldv;
5950         I915_WRITE(aud_cntrl_st2, i);
5951 }
5952
5953 void intel_write_eld(struct drm_encoder *encoder,
5954                      struct drm_display_mode *mode)
5955 {
5956         struct drm_crtc *crtc = encoder->crtc;
5957         struct drm_connector *connector;
5958         struct drm_device *dev = encoder->dev;
5959         struct drm_i915_private *dev_priv = dev->dev_private;
5960
5961         connector = drm_select_eld(encoder, mode);
5962         if (!connector)
5963                 return;
5964
5965         DRM_DEBUG_DRIVER("ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
5966                          connector->base.id,
5967                          drm_get_connector_name(connector),
5968                          connector->encoder->base.id,
5969                          drm_get_encoder_name(connector->encoder));
5970
5971         connector->eld[6] = drm_av_sync_delay(connector, mode) / 2;
5972
5973         if (dev_priv->display.write_eld)
5974                 dev_priv->display.write_eld(connector, crtc);
5975 }
5976
5977 /** Loads the palette/gamma unit for the CRTC with the prepared values */
5978 void intel_crtc_load_lut(struct drm_crtc *crtc)
5979 {
5980         struct drm_device *dev = crtc->dev;
5981         struct drm_i915_private *dev_priv = dev->dev_private;
5982         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
5983         int palreg = PALETTE(intel_crtc->pipe);
5984         int i;
5985
5986         /* The clocks have to be on to load the palette. */
5987         if (!crtc->enabled || !intel_crtc->active)
5988                 return;
5989
5990         /* use legacy palette for Ironlake */
5991         if (HAS_PCH_SPLIT(dev))
5992                 palreg = LGC_PALETTE(intel_crtc->pipe);
5993
5994         for (i = 0; i < 256; i++) {
5995                 I915_WRITE(palreg + 4 * i,
5996                            (intel_crtc->lut_r[i] << 16) |
5997                            (intel_crtc->lut_g[i] << 8) |
5998                            intel_crtc->lut_b[i]);
5999         }
6000 }
6001
6002 static void i845_update_cursor(struct drm_crtc *crtc, u32 base)
6003 {
6004         struct drm_device *dev = crtc->dev;
6005         struct drm_i915_private *dev_priv = dev->dev_private;
6006         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6007         bool visible = base != 0;
6008         u32 cntl;
6009
6010         if (intel_crtc->cursor_visible == visible)
6011                 return;
6012
6013         cntl = I915_READ(_CURACNTR);
6014         if (visible) {
6015                 /* On these chipsets we can only modify the base whilst
6016                  * the cursor is disabled.
6017                  */
6018                 I915_WRITE(_CURABASE, base);
6019
6020                 cntl &= ~(CURSOR_FORMAT_MASK);
6021                 /* XXX width must be 64, stride 256 => 0x00 << 28 */
6022                 cntl |= CURSOR_ENABLE |
6023                         CURSOR_GAMMA_ENABLE |
6024                         CURSOR_FORMAT_ARGB;
6025         } else
6026                 cntl &= ~(CURSOR_ENABLE | CURSOR_GAMMA_ENABLE);
6027         I915_WRITE(_CURACNTR, cntl);
6028
6029         intel_crtc->cursor_visible = visible;
6030 }
6031
6032 static void i9xx_update_cursor(struct drm_crtc *crtc, u32 base)
6033 {
6034         struct drm_device *dev = crtc->dev;
6035         struct drm_i915_private *dev_priv = dev->dev_private;
6036         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6037         int pipe = intel_crtc->pipe;
6038         bool visible = base != 0;
6039
6040         if (intel_crtc->cursor_visible != visible) {
6041                 uint32_t cntl = I915_READ(CURCNTR(pipe));
6042                 if (base) {
6043                         cntl &= ~(CURSOR_MODE | MCURSOR_PIPE_SELECT);
6044                         cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
6045                         cntl |= pipe << 28; /* Connect to correct pipe */
6046                 } else {
6047                         cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
6048                         cntl |= CURSOR_MODE_DISABLE;
6049                 }
6050                 I915_WRITE(CURCNTR(pipe), cntl);
6051
6052                 intel_crtc->cursor_visible = visible;
6053         }
6054         /* and commit changes on next vblank */
6055         I915_WRITE(CURBASE(pipe), base);
6056 }
6057
6058 static void ivb_update_cursor(struct drm_crtc *crtc, u32 base)
6059 {
6060         struct drm_device *dev = crtc->dev;
6061         struct drm_i915_private *dev_priv = dev->dev_private;
6062         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6063         int pipe = intel_crtc->pipe;
6064         bool visible = base != 0;
6065
6066         if (intel_crtc->cursor_visible != visible) {
6067                 uint32_t cntl = I915_READ(CURCNTR_IVB(pipe));
6068                 if (base) {
6069                         cntl &= ~CURSOR_MODE;
6070                         cntl |= CURSOR_MODE_64_ARGB_AX | MCURSOR_GAMMA_ENABLE;
6071                 } else {
6072                         cntl &= ~(CURSOR_MODE | MCURSOR_GAMMA_ENABLE);
6073                         cntl |= CURSOR_MODE_DISABLE;
6074                 }
6075                 I915_WRITE(CURCNTR_IVB(pipe), cntl);
6076
6077                 intel_crtc->cursor_visible = visible;
6078         }
6079         /* and commit changes on next vblank */
6080         I915_WRITE(CURBASE_IVB(pipe), base);
6081 }
6082
6083 /* If no-part of the cursor is visible on the framebuffer, then the GPU may hang... */
6084 static void intel_crtc_update_cursor(struct drm_crtc *crtc,
6085                                      bool on)
6086 {
6087         struct drm_device *dev = crtc->dev;
6088         struct drm_i915_private *dev_priv = dev->dev_private;
6089         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6090         int pipe = intel_crtc->pipe;
6091         int x = intel_crtc->cursor_x;
6092         int y = intel_crtc->cursor_y;
6093         u32 base, pos;
6094         bool visible;
6095
6096         pos = 0;
6097
6098         if (on && crtc->enabled && crtc->fb) {
6099                 base = intel_crtc->cursor_addr;
6100                 if (x > (int) crtc->fb->width)
6101                         base = 0;
6102
6103                 if (y > (int) crtc->fb->height)
6104                         base = 0;
6105         } else
6106                 base = 0;
6107
6108         if (x < 0) {
6109                 if (x + intel_crtc->cursor_width < 0)
6110                         base = 0;
6111
6112                 pos |= CURSOR_POS_SIGN << CURSOR_X_SHIFT;
6113                 x = -x;
6114         }
6115         pos |= x << CURSOR_X_SHIFT;
6116
6117         if (y < 0) {
6118                 if (y + intel_crtc->cursor_height < 0)
6119                         base = 0;
6120
6121                 pos |= CURSOR_POS_SIGN << CURSOR_Y_SHIFT;
6122                 y = -y;
6123         }
6124         pos |= y << CURSOR_Y_SHIFT;
6125
6126         visible = base != 0;
6127         if (!visible && !intel_crtc->cursor_visible)
6128                 return;
6129
6130         if (IS_IVYBRIDGE(dev)) {
6131                 I915_WRITE(CURPOS_IVB(pipe), pos);
6132                 ivb_update_cursor(crtc, base);
6133         } else {
6134                 I915_WRITE(CURPOS(pipe), pos);
6135                 if (IS_845G(dev) || IS_I865G(dev))
6136                         i845_update_cursor(crtc, base);
6137                 else
6138                         i9xx_update_cursor(crtc, base);
6139         }
6140
6141         if (visible)
6142                 intel_mark_busy(dev, to_intel_framebuffer(crtc->fb)->obj);
6143 }
6144
6145 static int intel_crtc_cursor_set(struct drm_crtc *crtc,
6146                                  struct drm_file *file,
6147                                  uint32_t handle,
6148                                  uint32_t width, uint32_t height)
6149 {
6150         struct drm_device *dev = crtc->dev;
6151         struct drm_i915_private *dev_priv = dev->dev_private;
6152         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6153         struct drm_i915_gem_object *obj;
6154         uint32_t addr;
6155         int ret;
6156
6157         DRM_DEBUG_KMS("\n");
6158
6159         /* if we want to turn off the cursor ignore width and height */
6160         if (!handle) {
6161                 DRM_DEBUG_KMS("cursor off\n");
6162                 addr = 0;
6163                 obj = NULL;
6164                 mutex_lock(&dev->struct_mutex);
6165                 goto finish;
6166         }
6167
6168         /* Currently we only support 64x64 cursors */
6169         if (width != 64 || height != 64) {
6170                 DRM_ERROR("we currently only support 64x64 cursors\n");
6171                 return -EINVAL;
6172         }
6173
6174         obj = to_intel_bo(drm_gem_object_lookup(dev, file, handle));
6175         if (&obj->base == NULL)
6176                 return -ENOENT;
6177
6178         if (obj->base.size < width * height * 4) {
6179                 DRM_ERROR("buffer is to small\n");
6180                 ret = -ENOMEM;
6181                 goto fail;
6182         }
6183
6184         /* we only need to pin inside GTT if cursor is non-phy */
6185         mutex_lock(&dev->struct_mutex);
6186         if (!dev_priv->info->cursor_needs_physical) {
6187                 if (obj->tiling_mode) {
6188                         DRM_ERROR("cursor cannot be tiled\n");
6189                         ret = -EINVAL;
6190                         goto fail_locked;
6191                 }
6192
6193                 ret = i915_gem_object_pin_to_display_plane(obj, 0, NULL);
6194                 if (ret) {
6195                         DRM_ERROR("failed to move cursor bo into the GTT\n");
6196                         goto fail_locked;
6197                 }
6198
6199                 ret = i915_gem_object_put_fence(obj);
6200                 if (ret) {
6201                         DRM_ERROR("failed to release fence for cursor");
6202                         goto fail_unpin;
6203                 }
6204
6205                 addr = obj->gtt_offset;
6206         } else {
6207                 int align = IS_I830(dev) ? 16 * 1024 : 256;
6208                 ret = i915_gem_attach_phys_object(dev, obj,
6209                                                   (intel_crtc->pipe == 0) ? I915_GEM_PHYS_CURSOR_0 : I915_GEM_PHYS_CURSOR_1,
6210                                                   align);
6211                 if (ret) {
6212                         DRM_ERROR("failed to attach phys object\n");
6213                         goto fail_locked;
6214                 }
6215                 addr = obj->phys_obj->handle->busaddr;
6216         }
6217
6218         if (IS_GEN2(dev))
6219                 I915_WRITE(CURSIZE, (height << 12) | width);
6220
6221  finish:
6222         if (intel_crtc->cursor_bo) {
6223                 if (dev_priv->info->cursor_needs_physical) {
6224                         if (intel_crtc->cursor_bo != obj)
6225                                 i915_gem_detach_phys_object(dev, intel_crtc->cursor_bo);
6226                 } else
6227                         i915_gem_object_unpin(intel_crtc->cursor_bo);
6228                 drm_gem_object_unreference(&intel_crtc->cursor_bo->base);
6229         }
6230
6231         mutex_unlock(&dev->struct_mutex);
6232
6233         intel_crtc->cursor_addr = addr;
6234         intel_crtc->cursor_bo = obj;
6235         intel_crtc->cursor_width = width;
6236         intel_crtc->cursor_height = height;
6237
6238         intel_crtc_update_cursor(crtc, true);
6239
6240         return 0;
6241 fail_unpin:
6242         i915_gem_object_unpin(obj);
6243 fail_locked:
6244         mutex_unlock(&dev->struct_mutex);
6245 fail:
6246         drm_gem_object_unreference_unlocked(&obj->base);
6247         return ret;
6248 }
6249
6250 static int intel_crtc_cursor_move(struct drm_crtc *crtc, int x, int y)
6251 {
6252         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6253
6254         intel_crtc->cursor_x = x;
6255         intel_crtc->cursor_y = y;
6256
6257         intel_crtc_update_cursor(crtc, true);
6258
6259         return 0;
6260 }
6261
6262 /** Sets the color ramps on behalf of RandR */
6263 void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
6264                                  u16 blue, int regno)
6265 {
6266         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6267
6268         intel_crtc->lut_r[regno] = red >> 8;
6269         intel_crtc->lut_g[regno] = green >> 8;
6270         intel_crtc->lut_b[regno] = blue >> 8;
6271 }
6272
6273 void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
6274                              u16 *blue, int regno)
6275 {
6276         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6277
6278         *red = intel_crtc->lut_r[regno] << 8;
6279         *green = intel_crtc->lut_g[regno] << 8;
6280         *blue = intel_crtc->lut_b[regno] << 8;
6281 }
6282
6283 static void intel_crtc_gamma_set(struct drm_crtc *crtc, u16 *red, u16 *green,
6284                                  u16 *blue, uint32_t start, uint32_t size)
6285 {
6286         int end = (start + size > 256) ? 256 : start + size, i;
6287         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6288
6289         for (i = start; i < end; i++) {
6290                 intel_crtc->lut_r[i] = red[i] >> 8;
6291                 intel_crtc->lut_g[i] = green[i] >> 8;
6292                 intel_crtc->lut_b[i] = blue[i] >> 8;
6293         }
6294
6295         intel_crtc_load_lut(crtc);
6296 }
6297
6298 /**
6299  * Get a pipe with a simple mode set on it for doing load-based monitor
6300  * detection.
6301  *
6302  * It will be up to the load-detect code to adjust the pipe as appropriate for
6303  * its requirements.  The pipe will be connected to no other encoders.
6304  *
6305  * Currently this code will only succeed if there is a pipe with no encoders
6306  * configured for it.  In the future, it could choose to temporarily disable
6307  * some outputs to free up a pipe for its use.
6308  *
6309  * \return crtc, or NULL if no pipes are available.
6310  */
6311
6312 /* VESA 640x480x72Hz mode to set on the pipe */
6313 static struct drm_display_mode load_detect_mode = {
6314         DRM_MODE("640x480", DRM_MODE_TYPE_DEFAULT, 31500, 640, 664,
6315                  704, 832, 0, 480, 489, 491, 520, 0, DRM_MODE_FLAG_NHSYNC | DRM_MODE_FLAG_NVSYNC),
6316 };
6317
6318 static struct drm_framebuffer *
6319 intel_framebuffer_create(struct drm_device *dev,
6320                          struct drm_mode_fb_cmd *mode_cmd,
6321                          struct drm_i915_gem_object *obj)
6322 {
6323         struct intel_framebuffer *intel_fb;
6324         int ret;
6325
6326         intel_fb = kzalloc(sizeof(*intel_fb), GFP_KERNEL);
6327         if (!intel_fb) {
6328                 drm_gem_object_unreference_unlocked(&obj->base);
6329                 return ERR_PTR(-ENOMEM);
6330         }
6331
6332         ret = intel_framebuffer_init(dev, intel_fb, mode_cmd, obj);
6333         if (ret) {
6334                 drm_gem_object_unreference_unlocked(&obj->base);
6335                 kfree(intel_fb);
6336                 return ERR_PTR(ret);
6337         }
6338
6339         return &intel_fb->base;
6340 }
6341
6342 static u32
6343 intel_framebuffer_pitch_for_width(int width, int bpp)
6344 {
6345         u32 pitch = DIV_ROUND_UP(width * bpp, 8);
6346         return ALIGN(pitch, 64);
6347 }
6348
6349 static u32
6350 intel_framebuffer_size_for_mode(struct drm_display_mode *mode, int bpp)
6351 {
6352         u32 pitch = intel_framebuffer_pitch_for_width(mode->hdisplay, bpp);
6353         return ALIGN(pitch * mode->vdisplay, PAGE_SIZE);
6354 }
6355
6356 static struct drm_framebuffer *
6357 intel_framebuffer_create_for_mode(struct drm_device *dev,
6358                                   struct drm_display_mode *mode,
6359                                   int depth, int bpp)
6360 {
6361         struct drm_i915_gem_object *obj;
6362         struct drm_mode_fb_cmd mode_cmd;
6363
6364         obj = i915_gem_alloc_object(dev,
6365                                     intel_framebuffer_size_for_mode(mode, bpp));
6366         if (obj == NULL)
6367                 return ERR_PTR(-ENOMEM);
6368
6369         mode_cmd.width = mode->hdisplay;
6370         mode_cmd.height = mode->vdisplay;
6371         mode_cmd.depth = depth;
6372         mode_cmd.bpp = bpp;
6373         mode_cmd.pitch = intel_framebuffer_pitch_for_width(mode_cmd.width, bpp);
6374
6375         return intel_framebuffer_create(dev, &mode_cmd, obj);
6376 }
6377
6378 static struct drm_framebuffer *
6379 mode_fits_in_fbdev(struct drm_device *dev,
6380                    struct drm_display_mode *mode)
6381 {
6382         struct drm_i915_private *dev_priv = dev->dev_private;
6383         struct drm_i915_gem_object *obj;
6384         struct drm_framebuffer *fb;
6385
6386         if (dev_priv->fbdev == NULL)
6387                 return NULL;
6388
6389         obj = dev_priv->fbdev->ifb.obj;
6390         if (obj == NULL)
6391                 return NULL;
6392
6393         fb = &dev_priv->fbdev->ifb.base;
6394         if (fb->pitch < intel_framebuffer_pitch_for_width(mode->hdisplay,
6395                                                           fb->bits_per_pixel))
6396                 return NULL;
6397
6398         if (obj->base.size < mode->vdisplay * fb->pitch)
6399                 return NULL;
6400
6401         return fb;
6402 }
6403
6404 bool intel_get_load_detect_pipe(struct intel_encoder *intel_encoder,
6405                                 struct drm_connector *connector,
6406                                 struct drm_display_mode *mode,
6407                                 struct intel_load_detect_pipe *old)
6408 {
6409         struct intel_crtc *intel_crtc;
6410         struct drm_crtc *possible_crtc;
6411         struct drm_encoder *encoder = &intel_encoder->base;
6412         struct drm_crtc *crtc = NULL;
6413         struct drm_device *dev = encoder->dev;
6414         struct drm_framebuffer *old_fb;
6415         int i = -1;
6416
6417         DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6418                       connector->base.id, drm_get_connector_name(connector),
6419                       encoder->base.id, drm_get_encoder_name(encoder));
6420
6421         /*
6422          * Algorithm gets a little messy:
6423          *
6424          *   - if the connector already has an assigned crtc, use it (but make
6425          *     sure it's on first)
6426          *
6427          *   - try to find the first unused crtc that can drive this connector,
6428          *     and use that if we find one
6429          */
6430
6431         /* See if we already have a CRTC for this connector */
6432         if (encoder->crtc) {
6433                 crtc = encoder->crtc;
6434
6435                 intel_crtc = to_intel_crtc(crtc);
6436                 old->dpms_mode = intel_crtc->dpms_mode;
6437                 old->load_detect_temp = false;
6438
6439                 /* Make sure the crtc and connector are running */
6440                 if (intel_crtc->dpms_mode != DRM_MODE_DPMS_ON) {
6441                         struct drm_encoder_helper_funcs *encoder_funcs;
6442                         struct drm_crtc_helper_funcs *crtc_funcs;
6443
6444                         crtc_funcs = crtc->helper_private;
6445                         crtc_funcs->dpms(crtc, DRM_MODE_DPMS_ON);
6446
6447                         encoder_funcs = encoder->helper_private;
6448                         encoder_funcs->dpms(encoder, DRM_MODE_DPMS_ON);
6449                 }
6450
6451                 return true;
6452         }
6453
6454         /* Find an unused one (if possible) */
6455         list_for_each_entry(possible_crtc, &dev->mode_config.crtc_list, head) {
6456                 i++;
6457                 if (!(encoder->possible_crtcs & (1 << i)))
6458                         continue;
6459                 if (!possible_crtc->enabled) {
6460                         crtc = possible_crtc;
6461                         break;
6462                 }
6463         }
6464
6465         /*
6466          * If we didn't find an unused CRTC, don't use any.
6467          */
6468         if (!crtc) {
6469                 DRM_DEBUG_KMS("no pipe available for load-detect\n");
6470                 return false;
6471         }
6472
6473         encoder->crtc = crtc;
6474         connector->encoder = encoder;
6475
6476         intel_crtc = to_intel_crtc(crtc);
6477         old->dpms_mode = intel_crtc->dpms_mode;
6478         old->load_detect_temp = true;
6479         old->release_fb = NULL;
6480
6481         if (!mode)
6482                 mode = &load_detect_mode;
6483
6484         old_fb = crtc->fb;
6485
6486         /* We need a framebuffer large enough to accommodate all accesses
6487          * that the plane may generate whilst we perform load detection.
6488          * We can not rely on the fbcon either being present (we get called
6489          * during its initialisation to detect all boot displays, or it may
6490          * not even exist) or that it is large enough to satisfy the
6491          * requested mode.
6492          */
6493         crtc->fb = mode_fits_in_fbdev(dev, mode);
6494         if (crtc->fb == NULL) {
6495                 DRM_DEBUG_KMS("creating tmp fb for load-detection\n");
6496                 crtc->fb = intel_framebuffer_create_for_mode(dev, mode, 24, 32);
6497                 old->release_fb = crtc->fb;
6498         } else
6499                 DRM_DEBUG_KMS("reusing fbdev for load-detection framebuffer\n");
6500         if (IS_ERR(crtc->fb)) {
6501                 DRM_DEBUG_KMS("failed to allocate framebuffer for load-detection\n");
6502                 crtc->fb = old_fb;
6503                 return false;
6504         }
6505
6506         if (!drm_crtc_helper_set_mode(crtc, mode, 0, 0, old_fb)) {
6507                 DRM_DEBUG_KMS("failed to set mode on load-detect pipe\n");
6508                 if (old->release_fb)
6509                         old->release_fb->funcs->destroy(old->release_fb);
6510                 crtc->fb = old_fb;
6511                 return false;
6512         }
6513
6514         /* let the connector get through one full cycle before testing */
6515         intel_wait_for_vblank(dev, intel_crtc->pipe);
6516
6517         return true;
6518 }
6519
6520 void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder,
6521                                     struct drm_connector *connector,
6522                                     struct intel_load_detect_pipe *old)
6523 {
6524         struct drm_encoder *encoder = &intel_encoder->base;
6525         struct drm_device *dev = encoder->dev;
6526         struct drm_crtc *crtc = encoder->crtc;
6527         struct drm_encoder_helper_funcs *encoder_funcs = encoder->helper_private;
6528         struct drm_crtc_helper_funcs *crtc_funcs = crtc->helper_private;
6529
6530         DRM_DEBUG_KMS("[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n",
6531                       connector->base.id, drm_get_connector_name(connector),
6532                       encoder->base.id, drm_get_encoder_name(encoder));
6533
6534         if (old->load_detect_temp) {
6535                 connector->encoder = NULL;
6536                 drm_helper_disable_unused_functions(dev);
6537
6538                 if (old->release_fb)
6539                         old->release_fb->funcs->destroy(old->release_fb);
6540
6541                 return;
6542         }
6543
6544         /* Switch crtc and encoder back off if necessary */
6545         if (old->dpms_mode != DRM_MODE_DPMS_ON) {
6546                 encoder_funcs->dpms(encoder, old->dpms_mode);
6547                 crtc_funcs->dpms(crtc, old->dpms_mode);
6548         }
6549 }
6550
6551 /* Returns the clock of the currently programmed mode of the given pipe. */
6552 static int intel_crtc_clock_get(struct drm_device *dev, struct drm_crtc *crtc)
6553 {
6554         struct drm_i915_private *dev_priv = dev->dev_private;
6555         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6556         int pipe = intel_crtc->pipe;
6557         u32 dpll = I915_READ(DPLL(pipe));
6558         u32 fp;
6559         intel_clock_t clock;
6560
6561         if ((dpll & DISPLAY_RATE_SELECT_FPA1) == 0)
6562                 fp = I915_READ(FP0(pipe));
6563         else
6564                 fp = I915_READ(FP1(pipe));
6565
6566         clock.m1 = (fp & FP_M1_DIV_MASK) >> FP_M1_DIV_SHIFT;
6567         if (IS_PINEVIEW(dev)) {
6568                 clock.n = ffs((fp & FP_N_PINEVIEW_DIV_MASK) >> FP_N_DIV_SHIFT) - 1;
6569                 clock.m2 = (fp & FP_M2_PINEVIEW_DIV_MASK) >> FP_M2_DIV_SHIFT;
6570         } else {
6571                 clock.n = (fp & FP_N_DIV_MASK) >> FP_N_DIV_SHIFT;
6572                 clock.m2 = (fp & FP_M2_DIV_MASK) >> FP_M2_DIV_SHIFT;
6573         }
6574
6575         if (!IS_GEN2(dev)) {
6576                 if (IS_PINEVIEW(dev))
6577                         clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW) >>
6578                                 DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW);
6579                 else
6580                         clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK) >>
6581                                DPLL_FPA01_P1_POST_DIV_SHIFT);
6582
6583                 switch (dpll & DPLL_MODE_MASK) {
6584                 case DPLLB_MODE_DAC_SERIAL:
6585                         clock.p2 = dpll & DPLL_DAC_SERIAL_P2_CLOCK_DIV_5 ?
6586                                 5 : 10;
6587                         break;
6588                 case DPLLB_MODE_LVDS:
6589                         clock.p2 = dpll & DPLLB_LVDS_P2_CLOCK_DIV_7 ?
6590                                 7 : 14;
6591                         break;
6592                 default:
6593                         DRM_DEBUG_KMS("Unknown DPLL mode %08x in programmed "
6594                                   "mode\n", (int)(dpll & DPLL_MODE_MASK));
6595                         return 0;
6596                 }
6597
6598                 /* XXX: Handle the 100Mhz refclk */
6599                 intel_clock(dev, 96000, &clock);
6600         } else {
6601                 bool is_lvds = (pipe == 1) && (I915_READ(LVDS) & LVDS_PORT_EN);
6602
6603                 if (is_lvds) {
6604                         clock.p1 = ffs((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS) >>
6605                                        DPLL_FPA01_P1_POST_DIV_SHIFT);
6606                         clock.p2 = 14;
6607
6608                         if ((dpll & PLL_REF_INPUT_MASK) ==
6609                             PLLB_REF_INPUT_SPREADSPECTRUMIN) {
6610                                 /* XXX: might not be 66MHz */
6611                                 intel_clock(dev, 66000, &clock);
6612                         } else
6613                                 intel_clock(dev, 48000, &clock);
6614                 } else {
6615                         if (dpll & PLL_P1_DIVIDE_BY_TWO)
6616                                 clock.p1 = 2;
6617                         else {
6618                                 clock.p1 = ((dpll & DPLL_FPA01_P1_POST_DIV_MASK_I830) >>
6619                                             DPLL_FPA01_P1_POST_DIV_SHIFT) + 2;
6620                         }
6621                         if (dpll & PLL_P2_DIVIDE_BY_4)
6622                                 clock.p2 = 4;
6623                         else
6624                                 clock.p2 = 2;
6625
6626                         intel_clock(dev, 48000, &clock);
6627                 }
6628         }
6629
6630         /* XXX: It would be nice to validate the clocks, but we can't reuse
6631          * i830PllIsValid() because it relies on the xf86_config connector
6632          * configuration being accurate, which it isn't necessarily.
6633          */
6634
6635         return clock.dot;
6636 }
6637
6638 /** Returns the currently programmed mode of the given pipe. */
6639 struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
6640                                              struct drm_crtc *crtc)
6641 {
6642         struct drm_i915_private *dev_priv = dev->dev_private;
6643         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6644         int pipe = intel_crtc->pipe;
6645         struct drm_display_mode *mode;
6646         int htot = I915_READ(HTOTAL(pipe));
6647         int hsync = I915_READ(HSYNC(pipe));
6648         int vtot = I915_READ(VTOTAL(pipe));
6649         int vsync = I915_READ(VSYNC(pipe));
6650
6651         mode = kzalloc(sizeof(*mode), GFP_KERNEL);
6652         if (!mode)
6653                 return NULL;
6654
6655         mode->clock = intel_crtc_clock_get(dev, crtc);
6656         mode->hdisplay = (htot & 0xffff) + 1;
6657         mode->htotal = ((htot & 0xffff0000) >> 16) + 1;
6658         mode->hsync_start = (hsync & 0xffff) + 1;
6659         mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1;
6660         mode->vdisplay = (vtot & 0xffff) + 1;
6661         mode->vtotal = ((vtot & 0xffff0000) >> 16) + 1;
6662         mode->vsync_start = (vsync & 0xffff) + 1;
6663         mode->vsync_end = ((vsync & 0xffff0000) >> 16) + 1;
6664
6665         drm_mode_set_name(mode);
6666         drm_mode_set_crtcinfo(mode, 0);
6667
6668         return mode;
6669 }
6670
6671 #define GPU_IDLE_TIMEOUT 500 /* ms */
6672
6673 /* When this timer fires, we've been idle for awhile */
6674 static void intel_gpu_idle_timer(unsigned long arg)
6675 {
6676         struct drm_device *dev = (struct drm_device *)arg;
6677         drm_i915_private_t *dev_priv = dev->dev_private;
6678
6679         if (!list_empty(&dev_priv->mm.active_list)) {
6680                 /* Still processing requests, so just re-arm the timer. */
6681                 mod_timer(&dev_priv->idle_timer, jiffies +
6682                           msecs_to_jiffies(GPU_IDLE_TIMEOUT));
6683                 return;
6684         }
6685
6686         dev_priv->busy = false;
6687         queue_work(dev_priv->wq, &dev_priv->idle_work);
6688 }
6689
6690 #define CRTC_IDLE_TIMEOUT 1000 /* ms */
6691
6692 static void intel_crtc_idle_timer(unsigned long arg)
6693 {
6694         struct intel_crtc *intel_crtc = (struct intel_crtc *)arg;
6695         struct drm_crtc *crtc = &intel_crtc->base;
6696         drm_i915_private_t *dev_priv = crtc->dev->dev_private;
6697         struct intel_framebuffer *intel_fb;
6698
6699         intel_fb = to_intel_framebuffer(crtc->fb);
6700         if (intel_fb && intel_fb->obj->active) {
6701                 /* The framebuffer is still being accessed by the GPU. */
6702                 mod_timer(&intel_crtc->idle_timer, jiffies +
6703                           msecs_to_jiffies(CRTC_IDLE_TIMEOUT));
6704                 return;
6705         }
6706
6707         intel_crtc->busy = false;
6708         queue_work(dev_priv->wq, &dev_priv->idle_work);
6709 }
6710
6711 static void intel_increase_pllclock(struct drm_crtc *crtc)
6712 {
6713         struct drm_device *dev = crtc->dev;
6714         drm_i915_private_t *dev_priv = dev->dev_private;
6715         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6716         int pipe = intel_crtc->pipe;
6717         int dpll_reg = DPLL(pipe);
6718         int dpll;
6719
6720         if (HAS_PCH_SPLIT(dev))
6721                 return;
6722
6723         if (!dev_priv->lvds_downclock_avail)
6724                 return;
6725
6726         dpll = I915_READ(dpll_reg);
6727         if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
6728                 DRM_DEBUG_DRIVER("upclocking LVDS\n");
6729
6730                 /* Unlock panel regs */
6731                 I915_WRITE(PP_CONTROL,
6732                            I915_READ(PP_CONTROL) | PANEL_UNLOCK_REGS);
6733
6734                 dpll &= ~DISPLAY_RATE_SELECT_FPA1;
6735                 I915_WRITE(dpll_reg, dpll);
6736                 intel_wait_for_vblank(dev, pipe);
6737
6738                 dpll = I915_READ(dpll_reg);
6739                 if (dpll & DISPLAY_RATE_SELECT_FPA1)
6740                         DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
6741
6742                 /* ...and lock them again */
6743                 I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) & 0x3);
6744         }
6745
6746         /* Schedule downclock */
6747         mod_timer(&intel_crtc->idle_timer, jiffies +
6748                   msecs_to_jiffies(CRTC_IDLE_TIMEOUT));
6749 }
6750
6751 static void intel_decrease_pllclock(struct drm_crtc *crtc)
6752 {
6753         struct drm_device *dev = crtc->dev;
6754         drm_i915_private_t *dev_priv = dev->dev_private;
6755         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6756         int pipe = intel_crtc->pipe;
6757         int dpll_reg = DPLL(pipe);
6758         int dpll = I915_READ(dpll_reg);
6759
6760         if (HAS_PCH_SPLIT(dev))
6761                 return;
6762
6763         if (!dev_priv->lvds_downclock_avail)
6764                 return;
6765
6766         /*
6767          * Since this is called by a timer, we should never get here in
6768          * the manual case.
6769          */
6770         if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
6771                 DRM_DEBUG_DRIVER("downclocking LVDS\n");
6772
6773                 /* Unlock panel regs */
6774                 I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) |
6775                            PANEL_UNLOCK_REGS);
6776
6777                 dpll |= DISPLAY_RATE_SELECT_FPA1;
6778                 I915_WRITE(dpll_reg, dpll);
6779                 intel_wait_for_vblank(dev, pipe);
6780                 dpll = I915_READ(dpll_reg);
6781                 if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
6782                         DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
6783
6784                 /* ...and lock them again */
6785                 I915_WRITE(PP_CONTROL, I915_READ(PP_CONTROL) & 0x3);
6786         }
6787
6788 }
6789
6790 /**
6791  * intel_idle_update - adjust clocks for idleness
6792  * @work: work struct
6793  *
6794  * Either the GPU or display (or both) went idle.  Check the busy status
6795  * here and adjust the CRTC and GPU clocks as necessary.
6796  */
6797 static void intel_idle_update(struct work_struct *work)
6798 {
6799         drm_i915_private_t *dev_priv = container_of(work, drm_i915_private_t,
6800                                                     idle_work);
6801         struct drm_device *dev = dev_priv->dev;
6802         struct drm_crtc *crtc;
6803         struct intel_crtc *intel_crtc;
6804
6805         if (!i915_powersave)
6806                 return;
6807
6808         mutex_lock(&dev->struct_mutex);
6809
6810         i915_update_gfx_val(dev_priv);
6811
6812         list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6813                 /* Skip inactive CRTCs */
6814                 if (!crtc->fb)
6815                         continue;
6816
6817                 intel_crtc = to_intel_crtc(crtc);
6818                 if (!intel_crtc->busy)
6819                         intel_decrease_pllclock(crtc);
6820         }
6821
6822
6823         mutex_unlock(&dev->struct_mutex);
6824 }
6825
6826 /**
6827  * intel_mark_busy - mark the GPU and possibly the display busy
6828  * @dev: drm device
6829  * @obj: object we're operating on
6830  *
6831  * Callers can use this function to indicate that the GPU is busy processing
6832  * commands.  If @obj matches one of the CRTC objects (i.e. it's a scanout
6833  * buffer), we'll also mark the display as busy, so we know to increase its
6834  * clock frequency.
6835  */
6836 void intel_mark_busy(struct drm_device *dev, struct drm_i915_gem_object *obj)
6837 {
6838         drm_i915_private_t *dev_priv = dev->dev_private;
6839         struct drm_crtc *crtc = NULL;
6840         struct intel_framebuffer *intel_fb;
6841         struct intel_crtc *intel_crtc;
6842
6843         if (!drm_core_check_feature(dev, DRIVER_MODESET))
6844                 return;
6845
6846         if (!dev_priv->busy)
6847                 dev_priv->busy = true;
6848         else
6849                 mod_timer(&dev_priv->idle_timer, jiffies +
6850                           msecs_to_jiffies(GPU_IDLE_TIMEOUT));
6851
6852         list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
6853                 if (!crtc->fb)
6854                         continue;
6855
6856                 intel_crtc = to_intel_crtc(crtc);
6857                 intel_fb = to_intel_framebuffer(crtc->fb);
6858                 if (intel_fb->obj == obj) {
6859                         if (!intel_crtc->busy) {
6860                                 /* Non-busy -> busy, upclock */
6861                                 intel_increase_pllclock(crtc);
6862                                 intel_crtc->busy = true;
6863                         } else {
6864                                 /* Busy -> busy, put off timer */
6865                                 mod_timer(&intel_crtc->idle_timer, jiffies +
6866                                           msecs_to_jiffies(CRTC_IDLE_TIMEOUT));
6867                         }
6868                 }
6869         }
6870 }
6871
6872 static void intel_crtc_destroy(struct drm_crtc *crtc)
6873 {
6874         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6875         struct drm_device *dev = crtc->dev;
6876         struct intel_unpin_work *work;
6877         unsigned long flags;
6878
6879         spin_lock_irqsave(&dev->event_lock, flags);
6880         work = intel_crtc->unpin_work;
6881         intel_crtc->unpin_work = NULL;
6882         spin_unlock_irqrestore(&dev->event_lock, flags);
6883
6884         if (work) {
6885                 cancel_work_sync(&work->work);
6886                 kfree(work);
6887         }
6888
6889         drm_crtc_cleanup(crtc);
6890
6891         kfree(intel_crtc);
6892 }
6893
6894 static void intel_unpin_work_fn(struct work_struct *__work)
6895 {
6896         struct intel_unpin_work *work =
6897                 container_of(__work, struct intel_unpin_work, work);
6898
6899         mutex_lock(&work->dev->struct_mutex);
6900         i915_gem_object_unpin(work->old_fb_obj);
6901         drm_gem_object_unreference(&work->pending_flip_obj->base);
6902         drm_gem_object_unreference(&work->old_fb_obj->base);
6903
6904         intel_update_fbc(work->dev);
6905         mutex_unlock(&work->dev->struct_mutex);
6906         kfree(work);
6907 }
6908
6909 static void do_intel_finish_page_flip(struct drm_device *dev,
6910                                       struct drm_crtc *crtc)
6911 {
6912         drm_i915_private_t *dev_priv = dev->dev_private;
6913         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
6914         struct intel_unpin_work *work;
6915         struct drm_i915_gem_object *obj;
6916         struct drm_pending_vblank_event *e;
6917         struct timeval tnow, tvbl;
6918         unsigned long flags;
6919
6920         /* Ignore early vblank irqs */
6921         if (intel_crtc == NULL)
6922                 return;
6923
6924         do_gettimeofday(&tnow);
6925
6926         spin_lock_irqsave(&dev->event_lock, flags);
6927         work = intel_crtc->unpin_work;
6928         if (work == NULL || !work->pending) {
6929                 spin_unlock_irqrestore(&dev->event_lock, flags);
6930                 return;
6931         }
6932
6933         intel_crtc->unpin_work = NULL;
6934
6935         if (work->event) {
6936                 e = work->event;
6937                 e->event.sequence = drm_vblank_count_and_time(dev, intel_crtc->pipe, &tvbl);
6938
6939                 /* Called before vblank count and timestamps have
6940                  * been updated for the vblank interval of flip
6941                  * completion? Need to increment vblank count and
6942                  * add one videorefresh duration to returned timestamp
6943                  * to account for this. We assume this happened if we
6944                  * get called over 0.9 frame durations after the last
6945                  * timestamped vblank.
6946                  *
6947                  * This calculation can not be used with vrefresh rates
6948                  * below 5Hz (10Hz to be on the safe side) without
6949                  * promoting to 64 integers.
6950                  */
6951                 if (10 * (timeval_to_ns(&tnow) - timeval_to_ns(&tvbl)) >
6952                     9 * crtc->framedur_ns) {
6953                         e->event.sequence++;
6954                         tvbl = ns_to_timeval(timeval_to_ns(&tvbl) +
6955                                              crtc->framedur_ns);
6956                 }
6957
6958                 e->event.tv_sec = tvbl.tv_sec;
6959                 e->event.tv_usec = tvbl.tv_usec;
6960
6961                 list_add_tail(&e->base.link,
6962                               &e->base.file_priv->event_list);
6963                 wake_up_interruptible(&e->base.file_priv->event_wait);
6964         }
6965
6966         drm_vblank_put(dev, intel_crtc->pipe);
6967
6968         spin_unlock_irqrestore(&dev->event_lock, flags);
6969
6970         obj = work->old_fb_obj;
6971
6972         atomic_clear_mask(1 << intel_crtc->plane,
6973                           &obj->pending_flip.counter);
6974         if (atomic_read(&obj->pending_flip) == 0)
6975                 wake_up(&dev_priv->pending_flip_queue);
6976
6977         schedule_work(&work->work);
6978
6979         trace_i915_flip_complete(intel_crtc->plane, work->pending_flip_obj);
6980 }
6981
6982 void intel_finish_page_flip(struct drm_device *dev, int pipe)
6983 {
6984         drm_i915_private_t *dev_priv = dev->dev_private;
6985         struct drm_crtc *crtc = dev_priv->pipe_to_crtc_mapping[pipe];
6986
6987         do_intel_finish_page_flip(dev, crtc);
6988 }
6989
6990 void intel_finish_page_flip_plane(struct drm_device *dev, int plane)
6991 {
6992         drm_i915_private_t *dev_priv = dev->dev_private;
6993         struct drm_crtc *crtc = dev_priv->plane_to_crtc_mapping[plane];
6994
6995         do_intel_finish_page_flip(dev, crtc);
6996 }
6997
6998 void intel_prepare_page_flip(struct drm_device *dev, int plane)
6999 {
7000         drm_i915_private_t *dev_priv = dev->dev_private;
7001         struct intel_crtc *intel_crtc =
7002                 to_intel_crtc(dev_priv->plane_to_crtc_mapping[plane]);
7003         unsigned long flags;
7004
7005         spin_lock_irqsave(&dev->event_lock, flags);
7006         if (intel_crtc->unpin_work) {
7007                 if ((++intel_crtc->unpin_work->pending) > 1)
7008                         DRM_ERROR("Prepared flip multiple times\n");
7009         } else {
7010                 DRM_DEBUG_DRIVER("preparing flip with no unpin work?\n");
7011         }
7012         spin_unlock_irqrestore(&dev->event_lock, flags);
7013 }
7014
7015 static int intel_gen2_queue_flip(struct drm_device *dev,
7016                                  struct drm_crtc *crtc,
7017                                  struct drm_framebuffer *fb,
7018                                  struct drm_i915_gem_object *obj)
7019 {
7020         struct drm_i915_private *dev_priv = dev->dev_private;
7021         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7022         unsigned long offset;
7023         u32 flip_mask;
7024         int ret;
7025
7026         ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
7027         if (ret)
7028                 goto err;
7029
7030         /* Offset into the new buffer for cases of shared fbs between CRTCs */
7031         offset = crtc->y * fb->pitch + crtc->x * fb->bits_per_pixel/8;
7032
7033         ret = BEGIN_LP_RING(6);
7034         if (ret)
7035                 goto err_unpin;
7036
7037         /* Can't queue multiple flips, so wait for the previous
7038          * one to finish before executing the next.
7039          */
7040         if (intel_crtc->plane)
7041                 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
7042         else
7043                 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
7044         OUT_RING(MI_WAIT_FOR_EVENT | flip_mask);
7045         OUT_RING(MI_NOOP);
7046         OUT_RING(MI_DISPLAY_FLIP |
7047                  MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7048         OUT_RING(fb->pitch);
7049         OUT_RING(obj->gtt_offset + offset);
7050         OUT_RING(MI_NOOP);
7051         ADVANCE_LP_RING();
7052         return 0;
7053
7054 err_unpin:
7055         i915_gem_object_unpin(obj);
7056 err:
7057         return ret;
7058 }
7059
7060 static int intel_gen3_queue_flip(struct drm_device *dev,
7061                                  struct drm_crtc *crtc,
7062                                  struct drm_framebuffer *fb,
7063                                  struct drm_i915_gem_object *obj)
7064 {
7065         struct drm_i915_private *dev_priv = dev->dev_private;
7066         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7067         unsigned long offset;
7068         u32 flip_mask;
7069         int ret;
7070
7071         ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
7072         if (ret)
7073                 goto err;
7074
7075         /* Offset into the new buffer for cases of shared fbs between CRTCs */
7076         offset = crtc->y * fb->pitch + crtc->x * fb->bits_per_pixel/8;
7077
7078         ret = BEGIN_LP_RING(6);
7079         if (ret)
7080                 goto err_unpin;
7081
7082         if (intel_crtc->plane)
7083                 flip_mask = MI_WAIT_FOR_PLANE_B_FLIP;
7084         else
7085                 flip_mask = MI_WAIT_FOR_PLANE_A_FLIP;
7086         OUT_RING(MI_WAIT_FOR_EVENT | flip_mask);
7087         OUT_RING(MI_NOOP);
7088         OUT_RING(MI_DISPLAY_FLIP_I915 |
7089                  MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7090         OUT_RING(fb->pitch);
7091         OUT_RING(obj->gtt_offset + offset);
7092         OUT_RING(MI_NOOP);
7093
7094         ADVANCE_LP_RING();
7095         return 0;
7096
7097 err_unpin:
7098         i915_gem_object_unpin(obj);
7099 err:
7100         return ret;
7101 }
7102
7103 static int intel_gen4_queue_flip(struct drm_device *dev,
7104                                  struct drm_crtc *crtc,
7105                                  struct drm_framebuffer *fb,
7106                                  struct drm_i915_gem_object *obj)
7107 {
7108         struct drm_i915_private *dev_priv = dev->dev_private;
7109         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7110         uint32_t pf, pipesrc;
7111         int ret;
7112
7113         ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
7114         if (ret)
7115                 goto err;
7116
7117         ret = BEGIN_LP_RING(4);
7118         if (ret)
7119                 goto err_unpin;
7120
7121         /* i965+ uses the linear or tiled offsets from the
7122          * Display Registers (which do not change across a page-flip)
7123          * so we need only reprogram the base address.
7124          */
7125         OUT_RING(MI_DISPLAY_FLIP |
7126                  MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7127         OUT_RING(fb->pitch);
7128         OUT_RING(obj->gtt_offset | obj->tiling_mode);
7129
7130         /* XXX Enabling the panel-fitter across page-flip is so far
7131          * untested on non-native modes, so ignore it for now.
7132          * pf = I915_READ(pipe == 0 ? PFA_CTL_1 : PFB_CTL_1) & PF_ENABLE;
7133          */
7134         pf = 0;
7135         pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
7136         OUT_RING(pf | pipesrc);
7137         ADVANCE_LP_RING();
7138         return 0;
7139
7140 err_unpin:
7141         i915_gem_object_unpin(obj);
7142 err:
7143         return ret;
7144 }
7145
7146 static int intel_gen6_queue_flip(struct drm_device *dev,
7147                                  struct drm_crtc *crtc,
7148                                  struct drm_framebuffer *fb,
7149                                  struct drm_i915_gem_object *obj)
7150 {
7151         struct drm_i915_private *dev_priv = dev->dev_private;
7152         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7153         uint32_t pf, pipesrc;
7154         int ret;
7155
7156         ret = intel_pin_and_fence_fb_obj(dev, obj, LP_RING(dev_priv));
7157         if (ret)
7158                 goto err;
7159
7160         ret = BEGIN_LP_RING(4);
7161         if (ret)
7162                 goto err_unpin;
7163
7164         OUT_RING(MI_DISPLAY_FLIP |
7165                  MI_DISPLAY_FLIP_PLANE(intel_crtc->plane));
7166         OUT_RING(fb->pitch | obj->tiling_mode);
7167         OUT_RING(obj->gtt_offset);
7168
7169         pf = I915_READ(PF_CTL(intel_crtc->pipe)) & PF_ENABLE;
7170         pipesrc = I915_READ(PIPESRC(intel_crtc->pipe)) & 0x0fff0fff;
7171         OUT_RING(pf | pipesrc);
7172         ADVANCE_LP_RING();
7173         return 0;
7174
7175 err_unpin:
7176         i915_gem_object_unpin(obj);
7177 err:
7178         return ret;
7179 }
7180
7181 /*
7182  * On gen7 we currently use the blit ring because (in early silicon at least)
7183  * the render ring doesn't give us interrpts for page flip completion, which
7184  * means clients will hang after the first flip is queued.  Fortunately the
7185  * blit ring generates interrupts properly, so use it instead.
7186  */
7187 static int intel_gen7_queue_flip(struct drm_device *dev,
7188                                  struct drm_crtc *crtc,
7189                                  struct drm_framebuffer *fb,
7190                                  struct drm_i915_gem_object *obj)
7191 {
7192         struct drm_i915_private *dev_priv = dev->dev_private;
7193         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7194         struct intel_ring_buffer *ring = &dev_priv->ring[BCS];
7195         uint32_t plane_bit = 0;
7196         int ret;
7197
7198         ret = intel_pin_and_fence_fb_obj(dev, obj, ring);
7199         if (ret)
7200                 goto err;
7201
7202         switch(intel_crtc->plane) {
7203         case PLANE_A:
7204                 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_A;
7205                 break;
7206         case PLANE_B:
7207                 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_B;
7208                 break;
7209         case PLANE_C:
7210                 plane_bit = MI_DISPLAY_FLIP_IVB_PLANE_C;
7211                 break;
7212         default:
7213                 WARN_ONCE(1, "unknown plane in flip command\n");
7214                 ret = -ENODEV;
7215                 goto err;
7216         }
7217
7218         ret = intel_ring_begin(ring, 4);
7219         if (ret)
7220                 goto err_unpin;
7221
7222         intel_ring_emit(ring, MI_DISPLAY_FLIP_I915 | plane_bit);
7223         intel_ring_emit(ring, (fb->pitch | obj->tiling_mode));
7224         intel_ring_emit(ring, (obj->gtt_offset));
7225         intel_ring_emit(ring, (MI_NOOP));
7226         intel_ring_advance(ring);
7227         return 0;
7228
7229 err_unpin:
7230         i915_gem_object_unpin(obj);
7231 err:
7232         return ret;
7233 }
7234
7235 static int intel_default_queue_flip(struct drm_device *dev,
7236                                     struct drm_crtc *crtc,
7237                                     struct drm_framebuffer *fb,
7238                                     struct drm_i915_gem_object *obj)
7239 {
7240         return -ENODEV;
7241 }
7242
7243 static int intel_crtc_page_flip(struct drm_crtc *crtc,
7244                                 struct drm_framebuffer *fb,
7245                                 struct drm_pending_vblank_event *event)
7246 {
7247         struct drm_device *dev = crtc->dev;
7248         struct drm_i915_private *dev_priv = dev->dev_private;
7249         struct intel_framebuffer *intel_fb;
7250         struct drm_i915_gem_object *obj;
7251         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7252         struct intel_unpin_work *work;
7253         unsigned long flags;
7254         int ret;
7255
7256         work = kzalloc(sizeof *work, GFP_KERNEL);
7257         if (work == NULL)
7258                 return -ENOMEM;
7259
7260         work->event = event;
7261         work->dev = crtc->dev;
7262         intel_fb = to_intel_framebuffer(crtc->fb);
7263         work->old_fb_obj = intel_fb->obj;
7264         INIT_WORK(&work->work, intel_unpin_work_fn);
7265
7266         ret = drm_vblank_get(dev, intel_crtc->pipe);
7267         if (ret)
7268                 goto free_work;
7269
7270         /* We borrow the event spin lock for protecting unpin_work */
7271         spin_lock_irqsave(&dev->event_lock, flags);
7272         if (intel_crtc->unpin_work) {
7273                 spin_unlock_irqrestore(&dev->event_lock, flags);
7274                 kfree(work);
7275                 drm_vblank_put(dev, intel_crtc->pipe);
7276
7277                 DRM_DEBUG_DRIVER("flip queue: crtc already busy\n");
7278                 return -EBUSY;
7279         }
7280         intel_crtc->unpin_work = work;
7281         spin_unlock_irqrestore(&dev->event_lock, flags);
7282
7283         intel_fb = to_intel_framebuffer(fb);
7284         obj = intel_fb->obj;
7285
7286         mutex_lock(&dev->struct_mutex);
7287
7288         /* Reference the objects for the scheduled work. */
7289         drm_gem_object_reference(&work->old_fb_obj->base);
7290         drm_gem_object_reference(&obj->base);
7291
7292         crtc->fb = fb;
7293
7294         work->pending_flip_obj = obj;
7295
7296         work->enable_stall_check = true;
7297
7298         /* Block clients from rendering to the new back buffer until
7299          * the flip occurs and the object is no longer visible.
7300          */
7301         atomic_add(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
7302
7303         ret = dev_priv->display.queue_flip(dev, crtc, fb, obj);
7304         if (ret)
7305                 goto cleanup_pending;
7306
7307         intel_disable_fbc(dev);
7308         mutex_unlock(&dev->struct_mutex);
7309
7310         trace_i915_flip_request(intel_crtc->plane, obj);
7311
7312         return 0;
7313
7314 cleanup_pending:
7315         atomic_sub(1 << intel_crtc->plane, &work->old_fb_obj->pending_flip);
7316         drm_gem_object_unreference(&work->old_fb_obj->base);
7317         drm_gem_object_unreference(&obj->base);
7318         mutex_unlock(&dev->struct_mutex);
7319
7320         spin_lock_irqsave(&dev->event_lock, flags);
7321         intel_crtc->unpin_work = NULL;
7322         spin_unlock_irqrestore(&dev->event_lock, flags);
7323
7324         drm_vblank_put(dev, intel_crtc->pipe);
7325 free_work:
7326         kfree(work);
7327
7328         return ret;
7329 }
7330
7331 static void intel_sanitize_modesetting(struct drm_device *dev,
7332                                        int pipe, int plane)
7333 {
7334         struct drm_i915_private *dev_priv = dev->dev_private;
7335         u32 reg, val;
7336         int i;
7337
7338         /* Clear any frame start delays used for debugging left by the BIOS */
7339         for_each_pipe(i) {
7340                 reg = PIPECONF(i);
7341                 I915_WRITE(reg, I915_READ(reg) & ~PIPECONF_FRAME_START_DELAY_MASK);
7342         }
7343
7344         if (HAS_PCH_SPLIT(dev))
7345                 return;
7346
7347         /* Who knows what state these registers were left in by the BIOS or
7348          * grub?
7349          *
7350          * If we leave the registers in a conflicting state (e.g. with the
7351          * display plane reading from the other pipe than the one we intend
7352          * to use) then when we attempt to teardown the active mode, we will
7353          * not disable the pipes and planes in the correct order -- leaving
7354          * a plane reading from a disabled pipe and possibly leading to
7355          * undefined behaviour.
7356          */
7357
7358         reg = DSPCNTR(plane);
7359         val = I915_READ(reg);
7360
7361         if ((val & DISPLAY_PLANE_ENABLE) == 0)
7362                 return;
7363         if (!!(val & DISPPLANE_SEL_PIPE_MASK) == pipe)
7364                 return;
7365
7366         /* This display plane is active and attached to the other CPU pipe. */
7367         pipe = !pipe;
7368
7369         /* Disable the plane and wait for it to stop reading from the pipe. */
7370         intel_disable_plane(dev_priv, plane, pipe);
7371         intel_disable_pipe(dev_priv, pipe);
7372 }
7373
7374 static void intel_crtc_reset(struct drm_crtc *crtc)
7375 {
7376         struct drm_device *dev = crtc->dev;
7377         struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
7378
7379         /* Reset flags back to the 'unknown' status so that they
7380          * will be correctly set on the initial modeset.
7381          */
7382         intel_crtc->dpms_mode = -1;
7383
7384         /* We need to fix up any BIOS configuration that conflicts with
7385          * our expectations.
7386          */
7387         intel_sanitize_modesetting(dev, intel_crtc->pipe, intel_crtc->plane);
7388 }
7389
7390 static struct drm_crtc_helper_funcs intel_helper_funcs = {
7391         .dpms = intel_crtc_dpms,
7392         .mode_fixup = intel_crtc_mode_fixup,
7393         .mode_set = intel_crtc_mode_set,
7394         .mode_set_base = intel_pipe_set_base,
7395         .mode_set_base_atomic = intel_pipe_set_base_atomic,
7396         .load_lut = intel_crtc_load_lut,
7397         .disable = intel_crtc_disable,
7398 };
7399
7400 static const struct drm_crtc_funcs intel_crtc_funcs = {
7401         .reset = intel_crtc_reset,
7402         .cursor_set = intel_crtc_cursor_set,
7403         .cursor_move = intel_crtc_cursor_move,
7404         .gamma_set = intel_crtc_gamma_set,
7405         .set_config = drm_crtc_helper_set_config,
7406         .destroy = intel_crtc_destroy,
7407         .page_flip = intel_crtc_page_flip,
7408 };
7409
7410 static void intel_crtc_init(struct drm_device *dev, int pipe)
7411 {
7412         drm_i915_private_t *dev_priv = dev->dev_private;
7413         struct intel_crtc *intel_crtc;
7414         int i;
7415
7416         intel_crtc = kzalloc(sizeof(struct intel_crtc) + (INTELFB_CONN_LIMIT * sizeof(struct drm_connector *)), GFP_KERNEL);
7417         if (intel_crtc == NULL)
7418                 return;
7419
7420         drm_crtc_init(dev, &intel_crtc->base, &intel_crtc_funcs);
7421
7422         drm_mode_crtc_set_gamma_size(&intel_crtc->base, 256);
7423         for (i = 0; i < 256; i++) {
7424                 intel_crtc->lut_r[i] = i;
7425                 intel_crtc->lut_g[i] = i;
7426                 intel_crtc->lut_b[i] = i;
7427         }
7428
7429         /* Swap pipes & planes for FBC on pre-965 */
7430         intel_crtc->pipe = pipe;
7431         intel_crtc->plane = pipe;
7432         if (IS_MOBILE(dev) && IS_GEN3(dev)) {
7433                 DRM_DEBUG_KMS("swapping pipes & planes for FBC\n");
7434                 intel_crtc->plane = !pipe;
7435         }
7436
7437         BUG_ON(pipe >= ARRAY_SIZE(dev_priv->plane_to_crtc_mapping) ||
7438                dev_priv->plane_to_crtc_mapping[intel_crtc->plane] != NULL);
7439         dev_priv->plane_to_crtc_mapping[intel_crtc->plane] = &intel_crtc->base;
7440         dev_priv->pipe_to_crtc_mapping[intel_crtc->pipe] = &intel_crtc->base;
7441
7442         intel_crtc_reset(&intel_crtc->base);
7443         intel_crtc->active = true; /* force the pipe off on setup_init_config */
7444         intel_crtc->bpp = 24; /* default for pre-Ironlake */
7445
7446         if (HAS_PCH_SPLIT(dev)) {
7447                 if (pipe == 2 && IS_IVYBRIDGE(dev))
7448                         intel_crtc->no_pll = true;
7449                 intel_helper_funcs.prepare = ironlake_crtc_prepare;
7450                 intel_helper_funcs.commit = ironlake_crtc_commit;
7451         } else {
7452                 intel_helper_funcs.prepare = i9xx_crtc_prepare;
7453                 intel_helper_funcs.commit = i9xx_crtc_commit;
7454         }
7455
7456         drm_crtc_helper_add(&intel_crtc->base, &intel_helper_funcs);
7457
7458         intel_crtc->busy = false;
7459
7460         setup_timer(&intel_crtc->idle_timer, intel_crtc_idle_timer,
7461                     (unsigned long)intel_crtc);
7462 }
7463
7464 int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
7465                                 struct drm_file *file)
7466 {
7467         drm_i915_private_t *dev_priv = dev->dev_private;
7468         struct drm_i915_get_pipe_from_crtc_id *pipe_from_crtc_id = data;
7469         struct drm_mode_object *drmmode_obj;
7470         struct intel_crtc *crtc;
7471
7472         if (!dev_priv) {
7473                 DRM_ERROR("called with no initialization\n");
7474                 return -EINVAL;
7475         }
7476
7477         drmmode_obj = drm_mode_object_find(dev, pipe_from_crtc_id->crtc_id,
7478                         DRM_MODE_OBJECT_CRTC);
7479
7480         if (!drmmode_obj) {
7481                 DRM_ERROR("no such CRTC id\n");
7482                 return -EINVAL;
7483         }
7484
7485         crtc = to_intel_crtc(obj_to_crtc(drmmode_obj));
7486         pipe_from_crtc_id->pipe = crtc->pipe;
7487
7488         return 0;
7489 }
7490
7491 static int intel_encoder_clones(struct drm_device *dev, int type_mask)
7492 {
7493         struct intel_encoder *encoder;
7494         int index_mask = 0;
7495         int entry = 0;
7496
7497         list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7498                 if (type_mask & encoder->clone_mask)
7499                         index_mask |= (1 << entry);
7500                 entry++;
7501         }
7502
7503         return index_mask;
7504 }
7505
7506 static bool has_edp_a(struct drm_device *dev)
7507 {
7508         struct drm_i915_private *dev_priv = dev->dev_private;
7509
7510         if (!IS_MOBILE(dev))
7511                 return false;
7512
7513         if ((I915_READ(DP_A) & DP_DETECTED) == 0)
7514                 return false;
7515
7516         if (IS_GEN5(dev) &&
7517             (I915_READ(ILK_DISPLAY_CHICKEN_FUSES) & ILK_eDP_A_DISABLE))
7518                 return false;
7519
7520         return true;
7521 }
7522
7523 static void intel_setup_outputs(struct drm_device *dev)
7524 {
7525         struct drm_i915_private *dev_priv = dev->dev_private;
7526         struct intel_encoder *encoder;
7527         bool dpd_is_edp = false;
7528         bool has_lvds = false;
7529
7530         if (IS_MOBILE(dev) && !IS_I830(dev))
7531                 has_lvds = intel_lvds_init(dev);
7532         if (!has_lvds && !HAS_PCH_SPLIT(dev)) {
7533                 /* disable the panel fitter on everything but LVDS */
7534                 I915_WRITE(PFIT_CONTROL, 0);
7535         }
7536
7537         if (HAS_PCH_SPLIT(dev)) {
7538                 dpd_is_edp = intel_dpd_is_edp(dev);
7539
7540                 if (has_edp_a(dev))
7541                         intel_dp_init(dev, DP_A);
7542
7543                 if (dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
7544                         intel_dp_init(dev, PCH_DP_D);
7545         }
7546
7547         intel_crt_init(dev);
7548
7549         if (HAS_PCH_SPLIT(dev)) {
7550                 int found;
7551
7552                 if (I915_READ(HDMIB) & PORT_DETECTED) {
7553                         /* PCH SDVOB multiplex with HDMIB */
7554                         found = intel_sdvo_init(dev, PCH_SDVOB);
7555                         if (!found)
7556                                 intel_hdmi_init(dev, HDMIB);
7557                         if (!found && (I915_READ(PCH_DP_B) & DP_DETECTED))
7558                                 intel_dp_init(dev, PCH_DP_B);
7559                 }
7560
7561                 if (I915_READ(HDMIC) & PORT_DETECTED)
7562                         intel_hdmi_init(dev, HDMIC);
7563
7564                 if (I915_READ(HDMID) & PORT_DETECTED)
7565                         intel_hdmi_init(dev, HDMID);
7566
7567                 if (I915_READ(PCH_DP_C) & DP_DETECTED)
7568                         intel_dp_init(dev, PCH_DP_C);
7569
7570                 if (!dpd_is_edp && (I915_READ(PCH_DP_D) & DP_DETECTED))
7571                         intel_dp_init(dev, PCH_DP_D);
7572
7573         } else if (SUPPORTS_DIGITAL_OUTPUTS(dev)) {
7574                 bool found = false;
7575
7576                 if (I915_READ(SDVOB) & SDVO_DETECTED) {
7577                         DRM_DEBUG_KMS("probing SDVOB\n");
7578                         found = intel_sdvo_init(dev, SDVOB);
7579                         if (!found && SUPPORTS_INTEGRATED_HDMI(dev)) {
7580                                 DRM_DEBUG_KMS("probing HDMI on SDVOB\n");
7581                                 intel_hdmi_init(dev, SDVOB);
7582                         }
7583
7584                         if (!found && SUPPORTS_INTEGRATED_DP(dev)) {
7585                                 DRM_DEBUG_KMS("probing DP_B\n");
7586                                 intel_dp_init(dev, DP_B);
7587                         }
7588                 }
7589
7590                 /* Before G4X SDVOC doesn't have its own detect register */
7591
7592                 if (I915_READ(SDVOB) & SDVO_DETECTED) {
7593                         DRM_DEBUG_KMS("probing SDVOC\n");
7594                         found = intel_sdvo_init(dev, SDVOC);
7595                 }
7596
7597                 if (!found && (I915_READ(SDVOC) & SDVO_DETECTED)) {
7598
7599                         if (SUPPORTS_INTEGRATED_HDMI(dev)) {
7600                                 DRM_DEBUG_KMS("probing HDMI on SDVOC\n");
7601                                 intel_hdmi_init(dev, SDVOC);
7602                         }
7603                         if (SUPPORTS_INTEGRATED_DP(dev)) {
7604                                 DRM_DEBUG_KMS("probing DP_C\n");
7605                                 intel_dp_init(dev, DP_C);
7606                         }
7607                 }
7608
7609                 if (SUPPORTS_INTEGRATED_DP(dev) &&
7610                     (I915_READ(DP_D) & DP_DETECTED)) {
7611                         DRM_DEBUG_KMS("probing DP_D\n");
7612                         intel_dp_init(dev, DP_D);
7613                 }
7614         } else if (IS_GEN2(dev))
7615                 intel_dvo_init(dev);
7616
7617         if (SUPPORTS_TV(dev))
7618                 intel_tv_init(dev);
7619
7620         list_for_each_entry(encoder, &dev->mode_config.encoder_list, base.head) {
7621                 encoder->base.possible_crtcs = encoder->crtc_mask;
7622                 encoder->base.possible_clones =
7623                         intel_encoder_clones(dev, encoder->clone_mask);
7624         }
7625
7626         /* disable all the possible outputs/crtcs before entering KMS mode */
7627         drm_helper_disable_unused_functions(dev);
7628
7629         if (HAS_PCH_SPLIT(dev))
7630                 ironlake_init_pch_refclk(dev);
7631 }
7632
7633 static void intel_user_framebuffer_destroy(struct drm_framebuffer *fb)
7634 {
7635         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
7636
7637         drm_framebuffer_cleanup(fb);
7638         drm_gem_object_unreference_unlocked(&intel_fb->obj->base);
7639
7640         kfree(intel_fb);
7641 }
7642
7643 static int intel_user_framebuffer_create_handle(struct drm_framebuffer *fb,
7644                                                 struct drm_file *file,
7645                                                 unsigned int *handle)
7646 {
7647         struct intel_framebuffer *intel_fb = to_intel_framebuffer(fb);
7648         struct drm_i915_gem_object *obj = intel_fb->obj;
7649
7650         return drm_gem_handle_create(file, &obj->base, handle);
7651 }
7652
7653 static const struct drm_framebuffer_funcs intel_fb_funcs = {
7654         .destroy = intel_user_framebuffer_destroy,
7655         .create_handle = intel_user_framebuffer_create_handle,
7656 };
7657
7658 int intel_framebuffer_init(struct drm_device *dev,
7659                            struct intel_framebuffer *intel_fb,
7660                            struct drm_mode_fb_cmd *mode_cmd,
7661                            struct drm_i915_gem_object *obj)
7662 {
7663         int ret;
7664
7665         if (obj->tiling_mode == I915_TILING_Y)
7666                 return -EINVAL;
7667
7668         if (mode_cmd->pitch & 63)
7669                 return -EINVAL;
7670
7671         switch (mode_cmd->bpp) {
7672         case 8:
7673         case 16:
7674                 /* Only pre-ILK can handle 5:5:5 */
7675                 if (mode_cmd->depth == 15 && !HAS_PCH_SPLIT(dev))
7676                         return -EINVAL;
7677                 break;
7678
7679         case 24:
7680         case 32:
7681                 break;
7682         default:
7683                 return -EINVAL;
7684         }
7685
7686         ret = drm_framebuffer_init(dev, &intel_fb->base, &intel_fb_funcs);
7687         if (ret) {
7688                 DRM_ERROR("framebuffer init failed %d\n", ret);
7689                 return ret;
7690         }
7691
7692         drm_helper_mode_fill_fb_struct(&intel_fb->base, mode_cmd);
7693         intel_fb->obj = obj;
7694         return 0;
7695 }
7696
7697 static struct drm_framebuffer *
7698 intel_user_framebuffer_create(struct drm_device *dev,
7699                               struct drm_file *filp,
7700                               struct drm_mode_fb_cmd *mode_cmd)
7701 {
7702         struct drm_i915_gem_object *obj;
7703
7704         obj = to_intel_bo(drm_gem_object_lookup(dev, filp, mode_cmd->handle));
7705         if (&obj->base == NULL)
7706                 return ERR_PTR(-ENOENT);
7707
7708         return intel_framebuffer_create(dev, mode_cmd, obj);
7709 }
7710
7711 static const struct drm_mode_config_funcs intel_mode_funcs = {
7712         .fb_create = intel_user_framebuffer_create,
7713         .output_poll_changed = intel_fb_output_poll_changed,
7714 };
7715
7716 static struct drm_i915_gem_object *
7717 intel_alloc_context_page(struct drm_device *dev)
7718 {
7719         struct drm_i915_gem_object *ctx;
7720         int ret;
7721
7722         WARN_ON(!mutex_is_locked(&dev->struct_mutex));
7723
7724         ctx = i915_gem_alloc_object(dev, 4096);
7725         if (!ctx) {
7726                 DRM_DEBUG("failed to alloc power context, RC6 disabled\n");
7727                 return NULL;
7728         }
7729
7730         ret = i915_gem_object_pin(ctx, 4096, true);
7731         if (ret) {
7732                 DRM_ERROR("failed to pin power context: %d\n", ret);
7733                 goto err_unref;
7734         }
7735
7736         ret = i915_gem_object_set_to_gtt_domain(ctx, 1);
7737         if (ret) {
7738                 DRM_ERROR("failed to set-domain on power context: %d\n", ret);
7739                 goto err_unpin;
7740         }
7741
7742         return ctx;
7743
7744 err_unpin:
7745         i915_gem_object_unpin(ctx);
7746 err_unref:
7747         drm_gem_object_unreference(&ctx->base);
7748         mutex_unlock(&dev->struct_mutex);
7749         return NULL;
7750 }
7751
7752 bool ironlake_set_drps(struct drm_device *dev, u8 val)
7753 {
7754         struct drm_i915_private *dev_priv = dev->dev_private;
7755         u16 rgvswctl;
7756
7757         rgvswctl = I915_READ16(MEMSWCTL);
7758         if (rgvswctl & MEMCTL_CMD_STS) {
7759                 DRM_DEBUG("gpu busy, RCS change rejected\n");
7760                 return false; /* still busy with another command */
7761         }
7762
7763         rgvswctl = (MEMCTL_CMD_CHFREQ << MEMCTL_CMD_SHIFT) |
7764                 (val << MEMCTL_FREQ_SHIFT) | MEMCTL_SFCAVM;
7765         I915_WRITE16(MEMSWCTL, rgvswctl);
7766         POSTING_READ16(MEMSWCTL);
7767
7768         rgvswctl |= MEMCTL_CMD_STS;
7769         I915_WRITE16(MEMSWCTL, rgvswctl);
7770
7771         return true;
7772 }
7773
7774 void ironlake_enable_drps(struct drm_device *dev)
7775 {
7776         struct drm_i915_private *dev_priv = dev->dev_private;
7777         u32 rgvmodectl = I915_READ(MEMMODECTL);
7778         u8 fmax, fmin, fstart, vstart;
7779
7780         /* Enable temp reporting */
7781         I915_WRITE16(PMMISC, I915_READ(PMMISC) | MCPPCE_EN);
7782         I915_WRITE16(TSC1, I915_READ(TSC1) | TSE);
7783
7784         /* 100ms RC evaluation intervals */
7785         I915_WRITE(RCUPEI, 100000);
7786         I915_WRITE(RCDNEI, 100000);
7787
7788         /* Set max/min thresholds to 90ms and 80ms respectively */
7789         I915_WRITE(RCBMAXAVG, 90000);
7790         I915_WRITE(RCBMINAVG, 80000);
7791
7792         I915_WRITE(MEMIHYST, 1);
7793
7794         /* Set up min, max, and cur for interrupt handling */
7795         fmax = (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT;
7796         fmin = (rgvmodectl & MEMMODE_FMIN_MASK);
7797         fstart = (rgvmodectl & MEMMODE_FSTART_MASK) >>
7798                 MEMMODE_FSTART_SHIFT;
7799
7800         vstart = (I915_READ(PXVFREQ_BASE + (fstart * 4)) & PXVFREQ_PX_MASK) >>
7801                 PXVFREQ_PX_SHIFT;
7802
7803         dev_priv->fmax = fmax; /* IPS callback will increase this */
7804         dev_priv->fstart = fstart;
7805
7806         dev_priv->max_delay = fstart;
7807         dev_priv->min_delay = fmin;
7808         dev_priv->cur_delay = fstart;
7809
7810         DRM_DEBUG_DRIVER("fmax: %d, fmin: %d, fstart: %d\n",
7811                          fmax, fmin, fstart);
7812
7813         I915_WRITE(MEMINTREN, MEMINT_CX_SUPR_EN | MEMINT_EVAL_CHG_EN);
7814
7815         /*
7816          * Interrupts will be enabled in ironlake_irq_postinstall
7817          */
7818
7819         I915_WRITE(VIDSTART, vstart);
7820         POSTING_READ(VIDSTART);
7821
7822         rgvmodectl |= MEMMODE_SWMODE_EN;
7823         I915_WRITE(MEMMODECTL, rgvmodectl);
7824
7825         if (wait_for((I915_READ(MEMSWCTL) & MEMCTL_CMD_STS) == 0, 10))
7826                 DRM_ERROR("stuck trying to change perf mode\n");
7827         msleep(1);
7828
7829         ironlake_set_drps(dev, fstart);
7830
7831         dev_priv->last_count1 = I915_READ(0x112e4) + I915_READ(0x112e8) +
7832                 I915_READ(0x112e0);
7833         dev_priv->last_time1 = jiffies_to_msecs(jiffies);
7834         dev_priv->last_count2 = I915_READ(0x112f4);
7835         getrawmonotonic(&dev_priv->last_time2);
7836 }
7837
7838 void ironlake_disable_drps(struct drm_device *dev)
7839 {
7840         struct drm_i915_private *dev_priv = dev->dev_private;
7841         u16 rgvswctl = I915_READ16(MEMSWCTL);
7842
7843         /* Ack interrupts, disable EFC interrupt */
7844         I915_WRITE(MEMINTREN, I915_READ(MEMINTREN) & ~MEMINT_EVAL_CHG_EN);
7845         I915_WRITE(MEMINTRSTS, MEMINT_EVAL_CHG);
7846         I915_WRITE(DEIER, I915_READ(DEIER) & ~DE_PCU_EVENT);
7847         I915_WRITE(DEIIR, DE_PCU_EVENT);
7848         I915_WRITE(DEIMR, I915_READ(DEIMR) | DE_PCU_EVENT);
7849
7850         /* Go back to the starting frequency */
7851         ironlake_set_drps(dev, dev_priv->fstart);
7852         msleep(1);
7853         rgvswctl |= MEMCTL_CMD_STS;
7854         I915_WRITE(MEMSWCTL, rgvswctl);
7855         msleep(1);
7856
7857 }
7858
7859 void gen6_set_rps(struct drm_device *dev, u8 val)
7860 {
7861         struct drm_i915_private *dev_priv = dev->dev_private;
7862         u32 swreq;
7863
7864         swreq = (val & 0x3ff) << 25;
7865         I915_WRITE(GEN6_RPNSWREQ, swreq);
7866 }
7867
7868 void gen6_disable_rps(struct drm_device *dev)
7869 {
7870         struct drm_i915_private *dev_priv = dev->dev_private;
7871
7872         I915_WRITE(GEN6_RPNSWREQ, 1 << 31);
7873         I915_WRITE(GEN6_PMINTRMSK, 0xffffffff);
7874         I915_WRITE(GEN6_PMIER, 0);
7875         /* Complete PM interrupt masking here doesn't race with the rps work
7876          * item again unmasking PM interrupts because that is using a different
7877          * register (PMIMR) to mask PM interrupts. The only risk is in leaving
7878          * stale bits in PMIIR and PMIMR which gen6_enable_rps will clean up. */
7879
7880         spin_lock_irq(&dev_priv->rps_lock);
7881         dev_priv->pm_iir = 0;
7882         spin_unlock_irq(&dev_priv->rps_lock);
7883
7884         I915_WRITE(GEN6_PMIIR, I915_READ(GEN6_PMIIR));
7885 }
7886
7887 static unsigned long intel_pxfreq(u32 vidfreq)
7888 {
7889         unsigned long freq;
7890         int div = (vidfreq & 0x3f0000) >> 16;
7891         int post = (vidfreq & 0x3000) >> 12;
7892         int pre = (vidfreq & 0x7);
7893
7894         if (!pre)
7895                 return 0;
7896
7897         freq = ((div * 133333) / ((1<<post) * pre));
7898
7899         return freq;
7900 }
7901
7902 void intel_init_emon(struct drm_device *dev)
7903 {
7904         struct drm_i915_private *dev_priv = dev->dev_private;
7905         u32 lcfuse;
7906         u8 pxw[16];
7907         int i;
7908
7909         /* Disable to program */
7910         I915_WRITE(ECR, 0);
7911         POSTING_READ(ECR);
7912
7913         /* Program energy weights for various events */
7914         I915_WRITE(SDEW, 0x15040d00);
7915         I915_WRITE(CSIEW0, 0x007f0000);
7916         I915_WRITE(CSIEW1, 0x1e220004);
7917         I915_WRITE(CSIEW2, 0x04000004);
7918
7919         for (i = 0; i < 5; i++)
7920                 I915_WRITE(PEW + (i * 4), 0);
7921         for (i = 0; i < 3; i++)
7922                 I915_WRITE(DEW + (i * 4), 0);
7923
7924         /* Program P-state weights to account for frequency power adjustment */
7925         for (i = 0; i < 16; i++) {
7926                 u32 pxvidfreq = I915_READ(PXVFREQ_BASE + (i * 4));
7927                 unsigned long freq = intel_pxfreq(pxvidfreq);
7928                 unsigned long vid = (pxvidfreq & PXVFREQ_PX_MASK) >>
7929                         PXVFREQ_PX_SHIFT;
7930                 unsigned long val;
7931
7932                 val = vid * vid;
7933                 val *= (freq / 1000);
7934                 val *= 255;
7935                 val /= (127*127*900);
7936                 if (val > 0xff)
7937                         DRM_ERROR("bad pxval: %ld\n", val);
7938                 pxw[i] = val;
7939         }
7940         /* Render standby states get 0 weight */
7941         pxw[14] = 0;
7942         pxw[15] = 0;
7943
7944         for (i = 0; i < 4; i++) {
7945                 u32 val = (pxw[i*4] << 24) | (pxw[(i*4)+1] << 16) |
7946                         (pxw[(i*4)+2] << 8) | (pxw[(i*4)+3]);
7947                 I915_WRITE(PXW + (i * 4), val);
7948         }
7949
7950         /* Adjust magic regs to magic values (more experimental results) */
7951         I915_WRITE(OGW0, 0);
7952         I915_WRITE(OGW1, 0);
7953         I915_WRITE(EG0, 0x00007f00);
7954         I915_WRITE(EG1, 0x0000000e);
7955         I915_WRITE(EG2, 0x000e0000);
7956         I915_WRITE(EG3, 0x68000300);
7957         I915_WRITE(EG4, 0x42000000);
7958         I915_WRITE(EG5, 0x00140031);
7959         I915_WRITE(EG6, 0);
7960         I915_WRITE(EG7, 0);
7961
7962         for (i = 0; i < 8; i++)
7963                 I915_WRITE(PXWL + (i * 4), 0);
7964
7965         /* Enable PMON + select events */
7966         I915_WRITE(ECR, 0x80000019);
7967
7968         lcfuse = I915_READ(LCFUSE02);
7969
7970         dev_priv->corr = (lcfuse & LCFUSE_HIV_MASK);
7971 }
7972
7973 static bool intel_enable_rc6(struct drm_device *dev)
7974 {
7975         /*
7976          * Respect the kernel parameter if it is set
7977          */
7978         if (i915_enable_rc6 >= 0)
7979                 return i915_enable_rc6;
7980
7981         /*
7982          * Disable RC6 on Ironlake
7983          */
7984         if (INTEL_INFO(dev)->gen == 5)
7985                 return 0;
7986
7987         /*
7988          * Disable rc6 on Sandybridge
7989          */
7990         if (INTEL_INFO(dev)->gen == 6) {
7991                 DRM_DEBUG_DRIVER("Sandybridge: RC6 disabled\n");
7992                 return 0;
7993         }
7994         DRM_DEBUG_DRIVER("RC6 enabled\n");
7995         return 1;
7996 }
7997
7998 void gen6_enable_rps(struct drm_i915_private *dev_priv)
7999 {
8000         u32 rp_state_cap = I915_READ(GEN6_RP_STATE_CAP);
8001         u32 gt_perf_status = I915_READ(GEN6_GT_PERF_STATUS);
8002         u32 pcu_mbox, rc6_mask = 0;
8003         int cur_freq, min_freq, max_freq;
8004         int i;
8005
8006         /* Here begins a magic sequence of register writes to enable
8007          * auto-downclocking.
8008          *
8009          * Perhaps there might be some value in exposing these to
8010          * userspace...
8011          */
8012         I915_WRITE(GEN6_RC_STATE, 0);
8013         mutex_lock(&dev_priv->dev->struct_mutex);
8014         gen6_gt_force_wake_get(dev_priv);
8015
8016         /* disable the counters and set deterministic thresholds */
8017         I915_WRITE(GEN6_RC_CONTROL, 0);
8018
8019         I915_WRITE(GEN6_RC1_WAKE_RATE_LIMIT, 1000 << 16);
8020         I915_WRITE(GEN6_RC6_WAKE_RATE_LIMIT, 40 << 16 | 30);
8021         I915_WRITE(GEN6_RC6pp_WAKE_RATE_LIMIT, 30);
8022         I915_WRITE(GEN6_RC_EVALUATION_INTERVAL, 125000);
8023         I915_WRITE(GEN6_RC_IDLE_HYSTERSIS, 25);
8024
8025         for (i = 0; i < I915_NUM_RINGS; i++)
8026                 I915_WRITE(RING_MAX_IDLE(dev_priv->ring[i].mmio_base), 10);
8027
8028         I915_WRITE(GEN6_RC_SLEEP, 0);
8029         I915_WRITE(GEN6_RC1e_THRESHOLD, 1000);
8030         I915_WRITE(GEN6_RC6_THRESHOLD, 50000);
8031         I915_WRITE(GEN6_RC6p_THRESHOLD, 100000);
8032         I915_WRITE(GEN6_RC6pp_THRESHOLD, 64000); /* unused */
8033
8034         if (intel_enable_rc6(dev_priv->dev))
8035                 rc6_mask = GEN6_RC_CTL_RC6_ENABLE |
8036                         ((IS_GEN7(dev_priv->dev)) ? GEN6_RC_CTL_RC6p_ENABLE : 0);
8037
8038         I915_WRITE(GEN6_RC_CONTROL,
8039                    rc6_mask |
8040                    GEN6_RC_CTL_EI_MODE(1) |
8041                    GEN6_RC_CTL_HW_ENABLE);
8042
8043         I915_WRITE(GEN6_RPNSWREQ,
8044                    GEN6_FREQUENCY(10) |
8045                    GEN6_OFFSET(0) |
8046                    GEN6_AGGRESSIVE_TURBO);
8047         I915_WRITE(GEN6_RC_VIDEO_FREQ,
8048                    GEN6_FREQUENCY(12));
8049
8050         I915_WRITE(GEN6_RP_DOWN_TIMEOUT, 1000000);
8051         I915_WRITE(GEN6_RP_INTERRUPT_LIMITS,
8052                    18 << 24 |
8053                    6 << 16);
8054         I915_WRITE(GEN6_RP_UP_THRESHOLD, 10000);
8055         I915_WRITE(GEN6_RP_DOWN_THRESHOLD, 1000000);
8056         I915_WRITE(GEN6_RP_UP_EI, 100000);
8057         I915_WRITE(GEN6_RP_DOWN_EI, 5000000);
8058         I915_WRITE(GEN6_RP_IDLE_HYSTERSIS, 10);
8059         I915_WRITE(GEN6_RP_CONTROL,
8060                    GEN6_RP_MEDIA_TURBO |
8061                    GEN6_RP_MEDIA_HW_NORMAL_MODE |
8062                    GEN6_RP_MEDIA_IS_GFX |
8063                    GEN6_RP_ENABLE |
8064                    GEN6_RP_UP_BUSY_AVG |
8065                    GEN6_RP_DOWN_IDLE_CONT);
8066
8067         if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
8068                      500))
8069                 DRM_ERROR("timeout waiting for pcode mailbox to become idle\n");
8070
8071         I915_WRITE(GEN6_PCODE_DATA, 0);
8072         I915_WRITE(GEN6_PCODE_MAILBOX,
8073                    GEN6_PCODE_READY |
8074                    GEN6_PCODE_WRITE_MIN_FREQ_TABLE);
8075         if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
8076                      500))
8077                 DRM_ERROR("timeout waiting for pcode mailbox to finish\n");
8078
8079         min_freq = (rp_state_cap & 0xff0000) >> 16;
8080         max_freq = rp_state_cap & 0xff;
8081         cur_freq = (gt_perf_status & 0xff00) >> 8;
8082
8083         /* Check for overclock support */
8084         if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
8085                      500))
8086                 DRM_ERROR("timeout waiting for pcode mailbox to become idle\n");
8087         I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_READ_OC_PARAMS);
8088         pcu_mbox = I915_READ(GEN6_PCODE_DATA);
8089         if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) & GEN6_PCODE_READY) == 0,
8090                      500))
8091                 DRM_ERROR("timeout waiting for pcode mailbox to finish\n");
8092         if (pcu_mbox & (1<<31)) { /* OC supported */
8093                 max_freq = pcu_mbox & 0xff;
8094                 DRM_DEBUG_DRIVER("overclocking supported, adjusting frequency max to %dMHz\n", pcu_mbox * 50);
8095         }
8096
8097         /* In units of 100MHz */
8098         dev_priv->max_delay = max_freq;
8099         dev_priv->min_delay = min_freq;
8100         dev_priv->cur_delay = cur_freq;
8101
8102         /* requires MSI enabled */
8103         I915_WRITE(GEN6_PMIER,
8104                    GEN6_PM_MBOX_EVENT |
8105                    GEN6_PM_THERMAL_EVENT |
8106                    GEN6_PM_RP_DOWN_TIMEOUT |
8107                    GEN6_PM_RP_UP_THRESHOLD |
8108                    GEN6_PM_RP_DOWN_THRESHOLD |
8109                    GEN6_PM_RP_UP_EI_EXPIRED |
8110                    GEN6_PM_RP_DOWN_EI_EXPIRED);
8111         spin_lock_irq(&dev_priv->rps_lock);
8112         WARN_ON(dev_priv->pm_iir != 0);
8113         I915_WRITE(GEN6_PMIMR, 0);
8114         spin_unlock_irq(&dev_priv->rps_lock);
8115         /* enable all PM interrupts */
8116         I915_WRITE(GEN6_PMINTRMSK, 0);
8117
8118         gen6_gt_force_wake_put(dev_priv);
8119         mutex_unlock(&dev_priv->dev->struct_mutex);
8120 }
8121
8122 void gen6_update_ring_freq(struct drm_i915_private *dev_priv)
8123 {
8124         int min_freq = 15;
8125         int gpu_freq, ia_freq, max_ia_freq;
8126         int scaling_factor = 180;
8127
8128         max_ia_freq = cpufreq_quick_get_max(0);
8129         /*
8130          * Default to measured freq if none found, PCU will ensure we don't go
8131          * over
8132          */
8133         if (!max_ia_freq)
8134                 max_ia_freq = tsc_khz;
8135
8136         /* Convert from kHz to MHz */
8137         max_ia_freq /= 1000;
8138
8139         mutex_lock(&dev_priv->dev->struct_mutex);
8140
8141         /*
8142          * For each potential GPU frequency, load a ring frequency we'd like
8143          * to use for memory access.  We do this by specifying the IA frequency
8144          * the PCU should use as a reference to determine the ring frequency.
8145          */
8146         for (gpu_freq = dev_priv->max_delay; gpu_freq >= dev_priv->min_delay;
8147              gpu_freq--) {
8148                 int diff = dev_priv->max_delay - gpu_freq;
8149
8150                 /*
8151                  * For GPU frequencies less than 750MHz, just use the lowest
8152                  * ring freq.
8153                  */
8154                 if (gpu_freq < min_freq)
8155                         ia_freq = 800;
8156                 else
8157                         ia_freq = max_ia_freq - ((diff * scaling_factor) / 2);
8158                 ia_freq = DIV_ROUND_CLOSEST(ia_freq, 100);
8159
8160                 I915_WRITE(GEN6_PCODE_DATA,
8161                            (ia_freq << GEN6_PCODE_FREQ_IA_RATIO_SHIFT) |
8162                            gpu_freq);
8163                 I915_WRITE(GEN6_PCODE_MAILBOX, GEN6_PCODE_READY |
8164                            GEN6_PCODE_WRITE_MIN_FREQ_TABLE);
8165                 if (wait_for((I915_READ(GEN6_PCODE_MAILBOX) &
8166                               GEN6_PCODE_READY) == 0, 10)) {
8167                         DRM_ERROR("pcode write of freq table timed out\n");
8168                         continue;
8169                 }
8170         }
8171
8172         mutex_unlock(&dev_priv->dev->struct_mutex);
8173 }
8174
8175 static void ironlake_init_clock_gating(struct drm_device *dev)
8176 {
8177         struct drm_i915_private *dev_priv = dev->dev_private;
8178         uint32_t dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE;
8179
8180         /* Required for FBC */
8181         dspclk_gate |= DPFCUNIT_CLOCK_GATE_DISABLE |
8182                 DPFCRUNIT_CLOCK_GATE_DISABLE |
8183                 DPFDUNIT_CLOCK_GATE_DISABLE;
8184         /* Required for CxSR */
8185         dspclk_gate |= DPARBUNIT_CLOCK_GATE_DISABLE;
8186
8187         I915_WRITE(PCH_3DCGDIS0,
8188                    MARIUNIT_CLOCK_GATE_DISABLE |
8189                    SVSMUNIT_CLOCK_GATE_DISABLE);
8190         I915_WRITE(PCH_3DCGDIS1,
8191                    VFMUNIT_CLOCK_GATE_DISABLE);
8192
8193         I915_WRITE(PCH_DSPCLK_GATE_D, dspclk_gate);
8194
8195         /*
8196          * According to the spec the following bits should be set in
8197          * order to enable memory self-refresh
8198          * The bit 22/21 of 0x42004
8199          * The bit 5 of 0x42020
8200          * The bit 15 of 0x45000
8201          */
8202         I915_WRITE(ILK_DISPLAY_CHICKEN2,
8203                    (I915_READ(ILK_DISPLAY_CHICKEN2) |
8204                     ILK_DPARB_GATE | ILK_VSDPFD_FULL));
8205         I915_WRITE(ILK_DSPCLK_GATE,
8206                    (I915_READ(ILK_DSPCLK_GATE) |
8207                     ILK_DPARB_CLK_GATE));
8208         I915_WRITE(DISP_ARB_CTL,
8209                    (I915_READ(DISP_ARB_CTL) |
8210                     DISP_FBC_WM_DIS));
8211         I915_WRITE(WM3_LP_ILK, 0);
8212         I915_WRITE(WM2_LP_ILK, 0);
8213         I915_WRITE(WM1_LP_ILK, 0);
8214
8215         /*
8216          * Based on the document from hardware guys the following bits
8217          * should be set unconditionally in order to enable FBC.
8218          * The bit 22 of 0x42000
8219          * The bit 22 of 0x42004
8220          * The bit 7,8,9 of 0x42020.
8221          */
8222         if (IS_IRONLAKE_M(dev)) {
8223                 I915_WRITE(ILK_DISPLAY_CHICKEN1,
8224                            I915_READ(ILK_DISPLAY_CHICKEN1) |
8225                            ILK_FBCQ_DIS);
8226                 I915_WRITE(ILK_DISPLAY_CHICKEN2,
8227                            I915_READ(ILK_DISPLAY_CHICKEN2) |
8228                            ILK_DPARB_GATE);
8229                 I915_WRITE(ILK_DSPCLK_GATE,
8230                            I915_READ(ILK_DSPCLK_GATE) |
8231                            ILK_DPFC_DIS1 |
8232                            ILK_DPFC_DIS2 |
8233                            ILK_CLK_FBC);
8234         }
8235
8236         I915_WRITE(ILK_DISPLAY_CHICKEN2,
8237                    I915_READ(ILK_DISPLAY_CHICKEN2) |
8238                    ILK_ELPIN_409_SELECT);
8239         I915_WRITE(_3D_CHICKEN2,
8240                    _3D_CHICKEN2_WM_READ_PIPELINED << 16 |
8241                    _3D_CHICKEN2_WM_READ_PIPELINED);
8242 }
8243
8244 static void gen6_init_clock_gating(struct drm_device *dev)
8245 {
8246         struct drm_i915_private *dev_priv = dev->dev_private;
8247         int pipe;
8248         uint32_t dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE;
8249
8250         I915_WRITE(PCH_DSPCLK_GATE_D, dspclk_gate);
8251
8252         I915_WRITE(ILK_DISPLAY_CHICKEN2,
8253                    I915_READ(ILK_DISPLAY_CHICKEN2) |
8254                    ILK_ELPIN_409_SELECT);
8255
8256         I915_WRITE(WM3_LP_ILK, 0);
8257         I915_WRITE(WM2_LP_ILK, 0);
8258         I915_WRITE(WM1_LP_ILK, 0);
8259
8260         /* According to the BSpec vol1g, bit 12 (RCPBUNIT) clock
8261          * gating disable must be set.  Failure to set it results in
8262          * flickering pixels due to Z write ordering failures after
8263          * some amount of runtime in the Mesa "fire" demo, and Unigine
8264          * Sanctuary and Tropics, and apparently anything else with
8265          * alpha test or pixel discard.
8266          *
8267          * According to the spec, bit 11 (RCCUNIT) must also be set,
8268          * but we didn't debug actual testcases to find it out.
8269          */
8270         I915_WRITE(GEN6_UCGCTL2,
8271                    GEN6_RCPBUNIT_CLOCK_GATE_DISABLE |
8272                    GEN6_RCCUNIT_CLOCK_GATE_DISABLE);
8273
8274         /*
8275          * According to the spec the following bits should be
8276          * set in order to enable memory self-refresh and fbc:
8277          * The bit21 and bit22 of 0x42000
8278          * The bit21 and bit22 of 0x42004
8279          * The bit5 and bit7 of 0x42020
8280          * The bit14 of 0x70180
8281          * The bit14 of 0x71180
8282          */
8283         I915_WRITE(ILK_DISPLAY_CHICKEN1,
8284                    I915_READ(ILK_DISPLAY_CHICKEN1) |
8285                    ILK_FBCQ_DIS | ILK_PABSTRETCH_DIS);
8286         I915_WRITE(ILK_DISPLAY_CHICKEN2,
8287                    I915_READ(ILK_DISPLAY_CHICKEN2) |
8288                    ILK_DPARB_GATE | ILK_VSDPFD_FULL);
8289         I915_WRITE(ILK_DSPCLK_GATE,
8290                    I915_READ(ILK_DSPCLK_GATE) |
8291                    ILK_DPARB_CLK_GATE  |
8292                    ILK_DPFD_CLK_GATE);
8293
8294         for_each_pipe(pipe) {
8295                 I915_WRITE(DSPCNTR(pipe),
8296                            I915_READ(DSPCNTR(pipe)) |
8297                            DISPPLANE_TRICKLE_FEED_DISABLE);
8298                 intel_flush_display_plane(dev_priv, pipe);
8299         }
8300 }
8301
8302 static void gen7_setup_fixed_func_scheduler(struct drm_i915_private *dev_priv)
8303 {
8304         uint32_t reg = I915_READ(GEN7_FF_THREAD_MODE);
8305
8306         reg &= ~GEN7_FF_SCHED_MASK;
8307         reg |= GEN7_FF_TS_SCHED_HW;
8308         reg |= GEN7_FF_VS_SCHED_HW;
8309         reg |= GEN7_FF_DS_SCHED_HW;
8310
8311         I915_WRITE(GEN7_FF_THREAD_MODE, reg);
8312 }
8313
8314 static void ivybridge_init_clock_gating(struct drm_device *dev)
8315 {
8316         struct drm_i915_private *dev_priv = dev->dev_private;
8317         int pipe;
8318         uint32_t dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE;
8319
8320         I915_WRITE(PCH_DSPCLK_GATE_D, dspclk_gate);
8321
8322         I915_WRITE(WM3_LP_ILK, 0);
8323         I915_WRITE(WM2_LP_ILK, 0);
8324         I915_WRITE(WM1_LP_ILK, 0);
8325
8326         /* According to the spec, bit 13 (RCZUNIT) must be set on IVB.
8327          * This implements the WaDisableRCZUnitClockGating workaround.
8328          */
8329         I915_WRITE(GEN6_UCGCTL2, GEN6_RCZUNIT_CLOCK_GATE_DISABLE);
8330
8331         I915_WRITE(ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE);
8332
8333         /* Apply the WaDisableRHWOOptimizationForRenderHang workaround. */
8334         I915_WRITE(GEN7_COMMON_SLICE_CHICKEN1,
8335                    GEN7_CSC1_RHWO_OPT_DISABLE_IN_RCC);
8336
8337         /* WaApplyL3ControlAndL3ChickenMode requires those two on Ivy Bridge */
8338         I915_WRITE(GEN7_L3CNTLREG1,
8339                         GEN7_WA_FOR_GEN7_L3_CONTROL);
8340         I915_WRITE(GEN7_L3_CHICKEN_MODE_REGISTER,
8341                         GEN7_WA_L3_CHICKEN_MODE);
8342
8343         /* This is required by WaCatErrorRejectionIssue */
8344         I915_WRITE(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG,
8345                         I915_READ(GEN7_SQ_CHICKEN_MBCUNIT_CONFIG) |
8346                         GEN7_SQ_CHICKEN_MBCUNIT_SQINTMOB);
8347
8348         for_each_pipe(pipe) {
8349                 I915_WRITE(DSPCNTR(pipe),
8350                            I915_READ(DSPCNTR(pipe)) |
8351                            DISPPLANE_TRICKLE_FEED_DISABLE);
8352                 intel_flush_display_plane(dev_priv, pipe);
8353         }
8354
8355         gen7_setup_fixed_func_scheduler(dev_priv);
8356 }
8357
8358 static void g4x_init_clock_gating(struct drm_device *dev)
8359 {
8360         struct drm_i915_private *dev_priv = dev->dev_private;
8361         uint32_t dspclk_gate;
8362
8363         I915_WRITE(RENCLK_GATE_D1, 0);
8364         I915_WRITE(RENCLK_GATE_D2, VF_UNIT_CLOCK_GATE_DISABLE |
8365                    GS_UNIT_CLOCK_GATE_DISABLE |
8366                    CL_UNIT_CLOCK_GATE_DISABLE);
8367         I915_WRITE(RAMCLK_GATE_D, 0);
8368         dspclk_gate = VRHUNIT_CLOCK_GATE_DISABLE |
8369                 OVRUNIT_CLOCK_GATE_DISABLE |
8370                 OVCUNIT_CLOCK_GATE_DISABLE;
8371         if (IS_GM45(dev))
8372                 dspclk_gate |= DSSUNIT_CLOCK_GATE_DISABLE;
8373         I915_WRITE(DSPCLK_GATE_D, dspclk_gate);
8374 }
8375
8376 static void crestline_init_clock_gating(struct drm_device *dev)
8377 {
8378         struct drm_i915_private *dev_priv = dev->dev_private;
8379
8380         I915_WRITE(RENCLK_GATE_D1, I965_RCC_CLOCK_GATE_DISABLE);
8381         I915_WRITE(RENCLK_GATE_D2, 0);
8382         I915_WRITE(DSPCLK_GATE_D, 0);
8383         I915_WRITE(RAMCLK_GATE_D, 0);
8384         I915_WRITE16(DEUC, 0);
8385 }
8386
8387 static void broadwater_init_clock_gating(struct drm_device *dev)
8388 {
8389         struct drm_i915_private *dev_priv = dev->dev_private;
8390
8391         I915_WRITE(RENCLK_GATE_D1, I965_RCZ_CLOCK_GATE_DISABLE |
8392                    I965_RCC_CLOCK_GATE_DISABLE |
8393                    I965_RCPB_CLOCK_GATE_DISABLE |
8394                    I965_ISC_CLOCK_GATE_DISABLE |
8395                    I965_FBC_CLOCK_GATE_DISABLE);
8396         I915_WRITE(RENCLK_GATE_D2, 0);
8397 }
8398
8399 static void gen3_init_clock_gating(struct drm_device *dev)
8400 {
8401         struct drm_i915_private *dev_priv = dev->dev_private;
8402         u32 dstate = I915_READ(D_STATE);
8403
8404         dstate |= DSTATE_PLL_D3_OFF | DSTATE_GFX_CLOCK_GATING |
8405                 DSTATE_DOT_CLOCK_GATING;
8406         I915_WRITE(D_STATE, dstate);
8407 }
8408
8409 static void i85x_init_clock_gating(struct drm_device *dev)
8410 {
8411         struct drm_i915_private *dev_priv = dev->dev_private;
8412
8413         I915_WRITE(RENCLK_GATE_D1, SV_CLOCK_GATE_DISABLE);
8414 }
8415
8416 static void i830_init_clock_gating(struct drm_device *dev)
8417 {
8418         struct drm_i915_private *dev_priv = dev->dev_private;
8419
8420         I915_WRITE(DSPCLK_GATE_D, OVRUNIT_CLOCK_GATE_DISABLE);
8421 }
8422
8423 static void ibx_init_clock_gating(struct drm_device *dev)
8424 {
8425         struct drm_i915_private *dev_priv = dev->dev_private;
8426
8427         /*
8428          * On Ibex Peak and Cougar Point, we need to disable clock
8429          * gating for the panel power sequencer or it will fail to
8430          * start up when no ports are active.
8431          */
8432         I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
8433 }
8434
8435 static void cpt_init_clock_gating(struct drm_device *dev)
8436 {
8437         struct drm_i915_private *dev_priv = dev->dev_private;
8438         int pipe;
8439
8440         /*
8441          * On Ibex Peak and Cougar Point, we need to disable clock
8442          * gating for the panel power sequencer or it will fail to
8443          * start up when no ports are active.
8444          */
8445         I915_WRITE(SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE);
8446         I915_WRITE(SOUTH_CHICKEN2, I915_READ(SOUTH_CHICKEN2) |
8447                    DPLS_EDP_PPS_FIX_DIS);
8448         /* Without this, mode sets may fail silently on FDI */
8449         for_each_pipe(pipe)
8450                 I915_WRITE(TRANS_CHICKEN2(pipe), TRANS_AUTOTRAIN_GEN_STALL_DIS);
8451 }
8452
8453 static void ironlake_teardown_rc6(struct drm_device *dev)
8454 {
8455         struct drm_i915_private *dev_priv = dev->dev_private;
8456
8457         if (dev_priv->renderctx) {
8458                 i915_gem_object_unpin(dev_priv->renderctx);
8459                 drm_gem_object_unreference(&dev_priv->renderctx->base);
8460                 dev_priv->renderctx = NULL;
8461         }
8462
8463         if (dev_priv->pwrctx) {
8464                 i915_gem_object_unpin(dev_priv->pwrctx);
8465                 drm_gem_object_unreference(&dev_priv->pwrctx->base);
8466                 dev_priv->pwrctx = NULL;
8467         }
8468 }
8469
8470 static void ironlake_disable_rc6(struct drm_device *dev)
8471 {
8472         struct drm_i915_private *dev_priv = dev->dev_private;
8473
8474         if (I915_READ(PWRCTXA)) {
8475                 /* Wake the GPU, prevent RC6, then restore RSTDBYCTL */
8476                 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) | RCX_SW_EXIT);
8477                 wait_for(((I915_READ(RSTDBYCTL) & RSX_STATUS_MASK) == RSX_STATUS_ON),
8478                          50);
8479
8480                 I915_WRITE(PWRCTXA, 0);
8481                 POSTING_READ(PWRCTXA);
8482
8483                 I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) & ~RCX_SW_EXIT);
8484                 POSTING_READ(RSTDBYCTL);
8485         }
8486
8487         ironlake_teardown_rc6(dev);
8488 }
8489
8490 static int ironlake_setup_rc6(struct drm_device *dev)
8491 {
8492         struct drm_i915_private *dev_priv = dev->dev_private;
8493
8494         if (dev_priv->renderctx == NULL)
8495                 dev_priv->renderctx = intel_alloc_context_page(dev);
8496         if (!dev_priv->renderctx)
8497                 return -ENOMEM;
8498
8499         if (dev_priv->pwrctx == NULL)
8500                 dev_priv->pwrctx = intel_alloc_context_page(dev);
8501         if (!dev_priv->pwrctx) {
8502                 ironlake_teardown_rc6(dev);
8503                 return -ENOMEM;
8504         }
8505
8506         return 0;
8507 }
8508
8509 void ironlake_enable_rc6(struct drm_device *dev)
8510 {
8511         struct drm_i915_private *dev_priv = dev->dev_private;
8512         int ret;
8513
8514         /* rc6 disabled by default due to repeated reports of hanging during
8515          * boot and resume.
8516          */
8517         if (!intel_enable_rc6(dev))
8518                 return;
8519
8520         mutex_lock(&dev->struct_mutex);
8521         ret = ironlake_setup_rc6(dev);
8522         if (ret) {
8523                 mutex_unlock(&dev->struct_mutex);
8524                 return;
8525         }
8526
8527         /*
8528          * GPU can automatically power down the render unit if given a page
8529          * to save state.
8530          */
8531         ret = BEGIN_LP_RING(6);
8532         if (ret) {
8533                 ironlake_teardown_rc6(dev);
8534                 mutex_unlock(&dev->struct_mutex);
8535                 return;
8536         }
8537
8538         OUT_RING(MI_SUSPEND_FLUSH | MI_SUSPEND_FLUSH_EN);
8539         OUT_RING(MI_SET_CONTEXT);
8540         OUT_RING(dev_priv->renderctx->gtt_offset |
8541                  MI_MM_SPACE_GTT |
8542                  MI_SAVE_EXT_STATE_EN |
8543                  MI_RESTORE_EXT_STATE_EN |
8544                  MI_RESTORE_INHIBIT);
8545         OUT_RING(MI_SUSPEND_FLUSH);
8546         OUT_RING(MI_NOOP);
8547         OUT_RING(MI_FLUSH);
8548         ADVANCE_LP_RING();
8549
8550         /*
8551          * Wait for the command parser to advance past MI_SET_CONTEXT. The HW
8552          * does an implicit flush, combined with MI_FLUSH above, it should be
8553          * safe to assume that renderctx is valid
8554          */
8555         ret = intel_wait_ring_idle(LP_RING(dev_priv));
8556         if (ret) {
8557                 DRM_ERROR("failed to enable ironlake power power savings\n");
8558                 ironlake_teardown_rc6(dev);
8559                 mutex_unlock(&dev->struct_mutex);
8560                 return;
8561         }
8562
8563         I915_WRITE(PWRCTXA, dev_priv->pwrctx->gtt_offset | PWRCTX_EN);
8564         I915_WRITE(RSTDBYCTL, I915_READ(RSTDBYCTL) & ~RCX_SW_EXIT);
8565         mutex_unlock(&dev->struct_mutex);
8566 }
8567
8568 void intel_init_clock_gating(struct drm_device *dev)
8569 {
8570         struct drm_i915_private *dev_priv = dev->dev_private;
8571
8572         dev_priv->display.init_clock_gating(dev);
8573
8574         if (dev_priv->display.init_pch_clock_gating)
8575                 dev_priv->display.init_pch_clock_gating(dev);
8576 }
8577
8578 /* Set up chip specific display functions */
8579 static void intel_init_display(struct drm_device *dev)
8580 {
8581         struct drm_i915_private *dev_priv = dev->dev_private;
8582
8583         /* We always want a DPMS function */
8584         if (HAS_PCH_SPLIT(dev)) {
8585                 dev_priv->display.dpms = ironlake_crtc_dpms;
8586                 dev_priv->display.crtc_mode_set = ironlake_crtc_mode_set;
8587                 dev_priv->display.update_plane = ironlake_update_plane;
8588         } else {
8589                 dev_priv->display.dpms = i9xx_crtc_dpms;
8590                 dev_priv->display.crtc_mode_set = i9xx_crtc_mode_set;
8591                 dev_priv->display.update_plane = i9xx_update_plane;
8592         }
8593
8594         if (I915_HAS_FBC(dev)) {
8595                 if (HAS_PCH_SPLIT(dev)) {
8596                         dev_priv->display.fbc_enabled = ironlake_fbc_enabled;
8597                         dev_priv->display.enable_fbc = ironlake_enable_fbc;
8598                         dev_priv->display.disable_fbc = ironlake_disable_fbc;
8599                 } else if (IS_GM45(dev)) {
8600                         dev_priv->display.fbc_enabled = g4x_fbc_enabled;
8601                         dev_priv->display.enable_fbc = g4x_enable_fbc;
8602                         dev_priv->display.disable_fbc = g4x_disable_fbc;
8603                 } else if (IS_CRESTLINE(dev)) {
8604                         dev_priv->display.fbc_enabled = i8xx_fbc_enabled;
8605                         dev_priv->display.enable_fbc = i8xx_enable_fbc;
8606                         dev_priv->display.disable_fbc = i8xx_disable_fbc;
8607                 }
8608                 /* 855GM needs testing */
8609         }
8610
8611         /* Returns the core display clock speed */
8612         if (IS_I945G(dev) || (IS_G33(dev) && !IS_PINEVIEW_M(dev)))
8613                 dev_priv->display.get_display_clock_speed =
8614                         i945_get_display_clock_speed;
8615         else if (IS_I915G(dev))
8616                 dev_priv->display.get_display_clock_speed =
8617                         i915_get_display_clock_speed;
8618         else if (IS_I945GM(dev) || IS_845G(dev) || IS_PINEVIEW_M(dev))
8619                 dev_priv->display.get_display_clock_speed =
8620                         i9xx_misc_get_display_clock_speed;
8621         else if (IS_I915GM(dev))
8622                 dev_priv->display.get_display_clock_speed =
8623                         i915gm_get_display_clock_speed;
8624         else if (IS_I865G(dev))
8625                 dev_priv->display.get_display_clock_speed =
8626                         i865_get_display_clock_speed;
8627         else if (IS_I85X(dev))
8628                 dev_priv->display.get_display_clock_speed =
8629                         i855_get_display_clock_speed;
8630         else /* 852, 830 */
8631                 dev_priv->display.get_display_clock_speed =
8632                         i830_get_display_clock_speed;
8633
8634         /* For FIFO watermark updates */
8635         if (HAS_PCH_SPLIT(dev)) {
8636                 dev_priv->display.force_wake_get = __gen6_gt_force_wake_get;
8637                 dev_priv->display.force_wake_put = __gen6_gt_force_wake_put;
8638
8639                 /* IVB configs may use multi-threaded forcewake */
8640                 if (IS_IVYBRIDGE(dev)) {
8641                         u32     ecobus;
8642
8643                         mutex_lock(&dev->struct_mutex);
8644                         __gen6_gt_force_wake_mt_get(dev_priv);
8645                         ecobus = I915_READ(ECOBUS);
8646                         __gen6_gt_force_wake_mt_put(dev_priv);
8647                         mutex_unlock(&dev->struct_mutex);
8648
8649                         if (ecobus & FORCEWAKE_MT_ENABLE) {
8650                                 DRM_DEBUG_KMS("Using MT version of forcewake\n");
8651                                 dev_priv->display.force_wake_get =
8652                                         __gen6_gt_force_wake_mt_get;
8653                                 dev_priv->display.force_wake_put =
8654                                         __gen6_gt_force_wake_mt_put;
8655                         }
8656                 }
8657
8658                 if (HAS_PCH_IBX(dev))
8659                         dev_priv->display.init_pch_clock_gating = ibx_init_clock_gating;
8660                 else if (HAS_PCH_CPT(dev))
8661                         dev_priv->display.init_pch_clock_gating = cpt_init_clock_gating;
8662
8663                 if (IS_GEN5(dev)) {
8664                         if (I915_READ(MLTR_ILK) & ILK_SRLT_MASK)
8665                                 dev_priv->display.update_wm = ironlake_update_wm;
8666                         else {
8667                                 DRM_DEBUG_KMS("Failed to get proper latency. "
8668                                               "Disable CxSR\n");
8669                                 dev_priv->display.update_wm = NULL;
8670                         }
8671                         dev_priv->display.fdi_link_train = ironlake_fdi_link_train;
8672                         dev_priv->display.init_clock_gating = ironlake_init_clock_gating;
8673                         dev_priv->display.write_eld = ironlake_write_eld;
8674                 } else if (IS_GEN6(dev)) {
8675                         if (SNB_READ_WM0_LATENCY()) {
8676                                 dev_priv->display.update_wm = sandybridge_update_wm;
8677                         } else {
8678                                 DRM_DEBUG_KMS("Failed to read display plane latency. "
8679                                               "Disable CxSR\n");
8680                                 dev_priv->display.update_wm = NULL;
8681                         }
8682                         dev_priv->display.fdi_link_train = gen6_fdi_link_train;
8683                         dev_priv->display.init_clock_gating = gen6_init_clock_gating;
8684                         dev_priv->display.write_eld = ironlake_write_eld;
8685                 } else if (IS_IVYBRIDGE(dev)) {
8686                         /* FIXME: detect B0+ stepping and use auto training */
8687                         dev_priv->display.fdi_link_train = ivb_manual_fdi_link_train;
8688                         if (SNB_READ_WM0_LATENCY()) {
8689                                 dev_priv->display.update_wm = sandybridge_update_wm;
8690                         } else {
8691                                 DRM_DEBUG_KMS("Failed to read display plane latency. "
8692                                               "Disable CxSR\n");
8693                                 dev_priv->display.update_wm = NULL;
8694                         }
8695                         dev_priv->display.init_clock_gating = ivybridge_init_clock_gating;
8696                         dev_priv->display.write_eld = ironlake_write_eld;
8697                 } else
8698                         dev_priv->display.update_wm = NULL;
8699         } else if (IS_PINEVIEW(dev)) {
8700                 if (!intel_get_cxsr_latency(IS_PINEVIEW_G(dev),
8701                                             dev_priv->is_ddr3,
8702                                             dev_priv->fsb_freq,
8703                                             dev_priv->mem_freq)) {
8704                         DRM_INFO("failed to find known CxSR latency "
8705                                  "(found ddr%s fsb freq %d, mem freq %d), "
8706                                  "disabling CxSR\n",
8707                                  (dev_priv->is_ddr3 == 1) ? "3" : "2",
8708                                  dev_priv->fsb_freq, dev_priv->mem_freq);
8709                         /* Disable CxSR and never update its watermark again */
8710                         pineview_disable_cxsr(dev);
8711                         dev_priv->display.update_wm = NULL;
8712                 } else
8713                         dev_priv->display.update_wm = pineview_update_wm;
8714                 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
8715         } else if (IS_G4X(dev)) {
8716                 dev_priv->display.write_eld = g4x_write_eld;
8717                 dev_priv->display.update_wm = g4x_update_wm;
8718                 dev_priv->display.init_clock_gating = g4x_init_clock_gating;
8719         } else if (IS_GEN4(dev)) {
8720                 dev_priv->display.update_wm = i965_update_wm;
8721                 if (IS_CRESTLINE(dev))
8722                         dev_priv->display.init_clock_gating = crestline_init_clock_gating;
8723                 else if (IS_BROADWATER(dev))
8724                         dev_priv->display.init_clock_gating = broadwater_init_clock_gating;
8725         } else if (IS_GEN3(dev)) {
8726                 dev_priv->display.update_wm = i9xx_update_wm;
8727                 dev_priv->display.get_fifo_size = i9xx_get_fifo_size;
8728                 dev_priv->display.init_clock_gating = gen3_init_clock_gating;
8729         } else if (IS_I865G(dev)) {
8730                 dev_priv->display.update_wm = i830_update_wm;
8731                 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
8732                 dev_priv->display.get_fifo_size = i830_get_fifo_size;
8733         } else if (IS_I85X(dev)) {
8734                 dev_priv->display.update_wm = i9xx_update_wm;
8735                 dev_priv->display.get_fifo_size = i85x_get_fifo_size;
8736                 dev_priv->display.init_clock_gating = i85x_init_clock_gating;
8737         } else {
8738                 dev_priv->display.update_wm = i830_update_wm;
8739                 dev_priv->display.init_clock_gating = i830_init_clock_gating;
8740                 if (IS_845G(dev))
8741                         dev_priv->display.get_fifo_size = i845_get_fifo_size;
8742                 else
8743                         dev_priv->display.get_fifo_size = i830_get_fifo_size;
8744         }
8745
8746         /* Default just returns -ENODEV to indicate unsupported */
8747         dev_priv->display.queue_flip = intel_default_queue_flip;
8748
8749         switch (INTEL_INFO(dev)->gen) {
8750         case 2:
8751                 dev_priv->display.queue_flip = intel_gen2_queue_flip;
8752                 break;
8753
8754         case 3:
8755                 dev_priv->display.queue_flip = intel_gen3_queue_flip;
8756                 break;
8757
8758         case 4:
8759         case 5:
8760                 dev_priv->display.queue_flip = intel_gen4_queue_flip;
8761                 break;
8762
8763         case 6:
8764                 dev_priv->display.queue_flip = intel_gen6_queue_flip;
8765                 break;
8766         case 7:
8767                 dev_priv->display.queue_flip = intel_gen7_queue_flip;
8768                 break;
8769         }
8770 }
8771
8772 /*
8773  * Some BIOSes insist on assuming the GPU's pipe A is enabled at suspend,
8774  * resume, or other times.  This quirk makes sure that's the case for
8775  * affected systems.
8776  */
8777 static void quirk_pipea_force(struct drm_device *dev)
8778 {
8779         struct drm_i915_private *dev_priv = dev->dev_private;
8780
8781         dev_priv->quirks |= QUIRK_PIPEA_FORCE;
8782         DRM_DEBUG_DRIVER("applying pipe a force quirk\n");
8783 }
8784
8785 /*
8786  * Some machines (Lenovo U160) do not work with SSC on LVDS for some reason
8787  */
8788 static void quirk_ssc_force_disable(struct drm_device *dev)
8789 {
8790         struct drm_i915_private *dev_priv = dev->dev_private;
8791         dev_priv->quirks |= QUIRK_LVDS_SSC_DISABLE;
8792 }
8793
8794 struct intel_quirk {
8795         int device;
8796         int subsystem_vendor;
8797         int subsystem_device;
8798         void (*hook)(struct drm_device *dev);
8799 };
8800
8801 struct intel_quirk intel_quirks[] = {
8802         /* HP Compaq 2730p needs pipe A force quirk (LP: #291555) */
8803         { 0x2a42, 0x103c, 0x30eb, quirk_pipea_force },
8804         /* HP Mini needs pipe A force quirk (LP: #322104) */
8805         { 0x27ae, 0x103c, 0x361a, quirk_pipea_force },
8806
8807         /* Thinkpad R31 needs pipe A force quirk */
8808         { 0x3577, 0x1014, 0x0505, quirk_pipea_force },
8809         /* Toshiba Protege R-205, S-209 needs pipe A force quirk */
8810         { 0x2592, 0x1179, 0x0001, quirk_pipea_force },
8811
8812         /* ThinkPad X30 needs pipe A force quirk (LP: #304614) */
8813         { 0x3577,  0x1014, 0x0513, quirk_pipea_force },
8814         /* ThinkPad X40 needs pipe A force quirk */
8815
8816         /* ThinkPad T60 needs pipe A force quirk (bug #16494) */
8817         { 0x2782, 0x17aa, 0x201a, quirk_pipea_force },
8818
8819         /* 855 & before need to leave pipe A & dpll A up */
8820         { 0x3582, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
8821         { 0x2562, PCI_ANY_ID, PCI_ANY_ID, quirk_pipea_force },
8822
8823         /* Lenovo U160 cannot use SSC on LVDS */
8824         { 0x0046, 0x17aa, 0x3920, quirk_ssc_force_disable },
8825
8826         /* Sony Vaio Y cannot use SSC on LVDS */
8827         { 0x0046, 0x104d, 0x9076, quirk_ssc_force_disable },
8828 };
8829
8830 static void intel_init_quirks(struct drm_device *dev)
8831 {
8832         struct pci_dev *d = dev->pdev;
8833         int i;
8834
8835         for (i = 0; i < ARRAY_SIZE(intel_quirks); i++) {
8836                 struct intel_quirk *q = &intel_quirks[i];
8837
8838                 if (d->device == q->device &&
8839                     (d->subsystem_vendor == q->subsystem_vendor ||
8840                      q->subsystem_vendor == PCI_ANY_ID) &&
8841                     (d->subsystem_device == q->subsystem_device ||
8842                      q->subsystem_device == PCI_ANY_ID))
8843                         q->hook(dev);
8844         }
8845 }
8846
8847 /* Disable the VGA plane that we never use */
8848 static void i915_disable_vga(struct drm_device *dev)
8849 {
8850         struct drm_i915_private *dev_priv = dev->dev_private;
8851         u8 sr1;
8852         u32 vga_reg;
8853
8854         if (HAS_PCH_SPLIT(dev))
8855                 vga_reg = CPU_VGACNTRL;
8856         else
8857                 vga_reg = VGACNTRL;
8858
8859         vga_get_uninterruptible(dev->pdev, VGA_RSRC_LEGACY_IO);
8860         outb(1, VGA_SR_INDEX);
8861         sr1 = inb(VGA_SR_DATA);
8862         outb(sr1 | 1<<5, VGA_SR_DATA);
8863         vga_put(dev->pdev, VGA_RSRC_LEGACY_IO);
8864         udelay(300);
8865
8866         I915_WRITE(vga_reg, VGA_DISP_DISABLE);
8867         POSTING_READ(vga_reg);
8868 }
8869
8870 void intel_modeset_init(struct drm_device *dev)
8871 {
8872         struct drm_i915_private *dev_priv = dev->dev_private;
8873         int i;
8874
8875         drm_mode_config_init(dev);
8876
8877         dev->mode_config.min_width = 0;
8878         dev->mode_config.min_height = 0;
8879
8880         dev->mode_config.funcs = (void *)&intel_mode_funcs;
8881
8882         intel_init_quirks(dev);
8883
8884         intel_init_display(dev);
8885
8886         if (IS_GEN2(dev)) {
8887                 dev->mode_config.max_width = 2048;
8888                 dev->mode_config.max_height = 2048;
8889         } else if (IS_GEN3(dev)) {
8890                 dev->mode_config.max_width = 4096;
8891                 dev->mode_config.max_height = 4096;
8892         } else {
8893                 dev->mode_config.max_width = 8192;
8894                 dev->mode_config.max_height = 8192;
8895         }
8896         dev->mode_config.fb_base = dev->agp->base;
8897
8898         DRM_DEBUG_KMS("%d display pipe%s available.\n",
8899                       dev_priv->num_pipe, dev_priv->num_pipe > 1 ? "s" : "");
8900
8901         for (i = 0; i < dev_priv->num_pipe; i++) {
8902                 intel_crtc_init(dev, i);
8903         }
8904
8905         /* Just disable it once at startup */
8906         i915_disable_vga(dev);
8907         intel_setup_outputs(dev);
8908
8909         intel_init_clock_gating(dev);
8910
8911         if (IS_IRONLAKE_M(dev)) {
8912                 ironlake_enable_drps(dev);
8913                 intel_init_emon(dev);
8914         }
8915
8916         if (IS_GEN6(dev) || IS_GEN7(dev)) {
8917                 gen6_enable_rps(dev_priv);
8918                 gen6_update_ring_freq(dev_priv);
8919         }
8920
8921         INIT_WORK(&dev_priv->idle_work, intel_idle_update);
8922         setup_timer(&dev_priv->idle_timer, intel_gpu_idle_timer,
8923                     (unsigned long)dev);
8924 }
8925
8926 void intel_modeset_gem_init(struct drm_device *dev)
8927 {
8928         if (IS_IRONLAKE_M(dev))
8929                 ironlake_enable_rc6(dev);
8930
8931         intel_setup_overlay(dev);
8932 }
8933
8934 void intel_modeset_cleanup(struct drm_device *dev)
8935 {
8936         struct drm_i915_private *dev_priv = dev->dev_private;
8937         struct drm_crtc *crtc;
8938         struct intel_crtc *intel_crtc;
8939
8940         drm_kms_helper_poll_fini(dev);
8941         mutex_lock(&dev->struct_mutex);
8942
8943         intel_unregister_dsm_handler();
8944
8945
8946         list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
8947                 /* Skip inactive CRTCs */
8948                 if (!crtc->fb)
8949                         continue;
8950
8951                 intel_crtc = to_intel_crtc(crtc);
8952                 intel_increase_pllclock(crtc);
8953         }
8954
8955         intel_disable_fbc(dev);
8956
8957         if (IS_IRONLAKE_M(dev))
8958                 ironlake_disable_drps(dev);
8959         if (IS_GEN6(dev) || IS_GEN7(dev))
8960                 gen6_disable_rps(dev);
8961
8962         if (IS_IRONLAKE_M(dev))
8963                 ironlake_disable_rc6(dev);
8964
8965         mutex_unlock(&dev->struct_mutex);
8966
8967         /* Disable the irq before mode object teardown, for the irq might
8968          * enqueue unpin/hotplug work. */
8969         drm_irq_uninstall(dev);
8970         cancel_work_sync(&dev_priv->hotplug_work);
8971         cancel_work_sync(&dev_priv->rps_work);
8972
8973         /* flush any delayed tasks or pending work */
8974         flush_scheduled_work();
8975
8976         /* Shut off idle work before the crtcs get freed. */
8977         list_for_each_entry(crtc, &dev->mode_config.crtc_list, head) {
8978                 intel_crtc = to_intel_crtc(crtc);
8979                 del_timer_sync(&intel_crtc->idle_timer);
8980         }
8981         del_timer_sync(&dev_priv->idle_timer);
8982         cancel_work_sync(&dev_priv->idle_work);
8983
8984         drm_mode_config_cleanup(dev);
8985 }
8986
8987 /*
8988  * Return which encoder is currently attached for connector.
8989  */
8990 struct drm_encoder *intel_best_encoder(struct drm_connector *connector)
8991 {
8992         return &intel_attached_encoder(connector)->base;
8993 }
8994
8995 void intel_connector_attach_encoder(struct intel_connector *connector,
8996                                     struct intel_encoder *encoder)
8997 {
8998         connector->encoder = encoder;
8999         drm_mode_connector_attach_encoder(&connector->base,
9000                                           &encoder->base);
9001 }
9002
9003 /*
9004  * set vga decode state - true == enable VGA decode
9005  */
9006 int intel_modeset_vga_set_state(struct drm_device *dev, bool state)
9007 {
9008         struct drm_i915_private *dev_priv = dev->dev_private;
9009         u16 gmch_ctrl;
9010
9011         pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &gmch_ctrl);
9012         if (state)
9013                 gmch_ctrl &= ~INTEL_GMCH_VGA_DISABLE;
9014         else
9015                 gmch_ctrl |= INTEL_GMCH_VGA_DISABLE;
9016         pci_write_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, gmch_ctrl);
9017         return 0;
9018 }
9019
9020 #ifdef CONFIG_DEBUG_FS
9021 #include <linux/seq_file.h>
9022
9023 struct intel_display_error_state {
9024         struct intel_cursor_error_state {
9025                 u32 control;
9026                 u32 position;
9027                 u32 base;
9028                 u32 size;
9029         } cursor[2];
9030
9031         struct intel_pipe_error_state {
9032                 u32 conf;
9033                 u32 source;
9034
9035                 u32 htotal;
9036                 u32 hblank;
9037                 u32 hsync;
9038                 u32 vtotal;
9039                 u32 vblank;
9040                 u32 vsync;
9041         } pipe[2];
9042
9043         struct intel_plane_error_state {
9044                 u32 control;
9045                 u32 stride;
9046                 u32 size;
9047                 u32 pos;
9048                 u32 addr;
9049                 u32 surface;
9050                 u32 tile_offset;
9051         } plane[2];
9052 };
9053
9054 struct intel_display_error_state *
9055 intel_display_capture_error_state(struct drm_device *dev)
9056 {
9057         drm_i915_private_t *dev_priv = dev->dev_private;
9058         struct intel_display_error_state *error;
9059         int i;
9060
9061         error = kmalloc(sizeof(*error), GFP_ATOMIC);
9062         if (error == NULL)
9063                 return NULL;
9064
9065         for (i = 0; i < 2; i++) {
9066                 error->cursor[i].control = I915_READ(CURCNTR(i));
9067                 error->cursor[i].position = I915_READ(CURPOS(i));
9068                 error->cursor[i].base = I915_READ(CURBASE(i));
9069
9070                 error->plane[i].control = I915_READ(DSPCNTR(i));
9071                 error->plane[i].stride = I915_READ(DSPSTRIDE(i));
9072                 error->plane[i].size = I915_READ(DSPSIZE(i));
9073                 error->plane[i].pos = I915_READ(DSPPOS(i));
9074                 error->plane[i].addr = I915_READ(DSPADDR(i));
9075                 if (INTEL_INFO(dev)->gen >= 4) {
9076                         error->plane[i].surface = I915_READ(DSPSURF(i));
9077                         error->plane[i].tile_offset = I915_READ(DSPTILEOFF(i));
9078                 }
9079
9080                 error->pipe[i].conf = I915_READ(PIPECONF(i));
9081                 error->pipe[i].source = I915_READ(PIPESRC(i));
9082                 error->pipe[i].htotal = I915_READ(HTOTAL(i));
9083                 error->pipe[i].hblank = I915_READ(HBLANK(i));
9084                 error->pipe[i].hsync = I915_READ(HSYNC(i));
9085                 error->pipe[i].vtotal = I915_READ(VTOTAL(i));
9086                 error->pipe[i].vblank = I915_READ(VBLANK(i));
9087                 error->pipe[i].vsync = I915_READ(VSYNC(i));
9088         }
9089
9090         return error;
9091 }
9092
9093 void
9094 intel_display_print_error_state(struct seq_file *m,
9095                                 struct drm_device *dev,
9096                                 struct intel_display_error_state *error)
9097 {
9098         int i;
9099
9100         for (i = 0; i < 2; i++) {
9101                 seq_printf(m, "Pipe [%d]:\n", i);
9102                 seq_printf(m, "  CONF: %08x\n", error->pipe[i].conf);
9103                 seq_printf(m, "  SRC: %08x\n", error->pipe[i].source);
9104                 seq_printf(m, "  HTOTAL: %08x\n", error->pipe[i].htotal);
9105                 seq_printf(m, "  HBLANK: %08x\n", error->pipe[i].hblank);
9106                 seq_printf(m, "  HSYNC: %08x\n", error->pipe[i].hsync);
9107                 seq_printf(m, "  VTOTAL: %08x\n", error->pipe[i].vtotal);
9108                 seq_printf(m, "  VBLANK: %08x\n", error->pipe[i].vblank);
9109                 seq_printf(m, "  VSYNC: %08x\n", error->pipe[i].vsync);
9110
9111                 seq_printf(m, "Plane [%d]:\n", i);
9112                 seq_printf(m, "  CNTR: %08x\n", error->plane[i].control);
9113                 seq_printf(m, "  STRIDE: %08x\n", error->plane[i].stride);
9114                 seq_printf(m, "  SIZE: %08x\n", error->plane[i].size);
9115                 seq_printf(m, "  POS: %08x\n", error->plane[i].pos);
9116                 seq_printf(m, "  ADDR: %08x\n", error->plane[i].addr);
9117                 if (INTEL_INFO(dev)->gen >= 4) {
9118                         seq_printf(m, "  SURF: %08x\n", error->plane[i].surface);
9119                         seq_printf(m, "  TILEOFF: %08x\n", error->plane[i].tile_offset);
9120                 }
9121
9122                 seq_printf(m, "Cursor [%d]:\n", i);
9123                 seq_printf(m, "  CNTR: %08x\n", error->cursor[i].control);
9124                 seq_printf(m, "  POS: %08x\n", error->cursor[i].position);
9125                 seq_printf(m, "  BASE: %08x\n", error->cursor[i].base);
9126         }
9127 }
9128 #endif